TPS743xx
www.ti.com
SBVS065K –DECEMBER 2005–REVISED AUGUST 2010
1.5A Ultra-LDO with Programmable Sequencing
Check for Samples: TPS743xx
1
FEATURES
DESCRIPTION
2
•
•
•
Track Pin Allows for Flexible Power-Up
Sequencing
The TPS743xx low-dropout (LDO) linear regulators
provide an easy-to-use robust power management
solution for a wide variety of applications. The
TRACK pin allows the output to track an external
supply. This feature is useful in minimizing the stress
on ESD structures that are present between the
CORE and I/O power pins of many processors. The
enable input and power-good output allow easy
sequencing with external regulators. This complete
flexibility allows the user to configure a solution that
meets the sequencing requirements of FPGAs,
DSPs, and other applications with special start-up
requirements.
1% Accuracy Over Line, Load, and
Temperature
Supports Input Voltages as Low as 0.9V with
External Bias Supply
•
•
•
•
•
•
Adjustable Output (0.8V to 3.6V)
Fixed Output (0.9V to 3.6V)
Ultra-Low Dropout: 55mV at 1.5A (typ)
Stable with Any or No Output Capacitor
Excellent Transient Response
Available in 5mm × 5mm × 1mm QFN and
DDPAK-7 Packages
A precision reference and error amplifier deliver 1%
accuracy over load, line, temperature, and process.
Each LDO is stable with low-cost ceramic output
capacitors and the family is fully specified from –40°C
to +125°C. The TPS743xx is offered in a small (5mm
× 5mm) QFN package, yielding a highly compact total
solution size. For applications that require additional
power dissipation, the DDPAK (KTW) package is also
available.
•
•
Open-Drain Power-Good (5 × 5 QFN)
Active High Enable
APPLICATIONS
•
•
•
•
FPGA Applications
DSP Core and I/O Voltages
Post-Regulation Applications
Applications with Special Start-Up Time or
Sequencing Requirements
ADJUSTABLE VOLTAGE VERSION
VIN
CIN
VPG
IN
PG
OUT
FB
TPS74301
R5
R1
R2
EN
VBIAS
VOUT
CBIAS
BIAS
COUT
VTRACK
TRACK
IOUT = 500mA
R3
R4
GND
Optional
VTRACK
VPG
FIXED VOLTAGE VERSION
VIN
CIN
VPG
IN
PG
OUT
SNS
TPS743xx
R5
EN
VBIAS
VOUT
VOUT
CBIAS
BIAS
COUT
VTRACK
TRACK
R3
R4
GND
Time (20ms/div)
Optional
Figure 1. Tracking Response
Figure 2. Typical Application Circuit
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2005–2010, Texas Instruments Incorporated