TPL910 Series
1-A Output, High-PSRR, Low-Noise LDO Regulator
Pin Configuration and Functions
TPL910 Series
DFN-8 Package
Top View
OUT
IN
1
8
7
6
5
OUT
IN
2
Exposed
PAD
FB
NR
EN
3
GND
4
Pin Functions
NAME
PIN NUMBER
TYPE
DESCRIPTION
Regulator enable pin. Drive EN high to turn on the regulator; drive EN low to turn off
the regulator. For automatic startup, connect EN to IN directly.
EN
5
I
Output voltage feedback pin. Connect to an external resistor divider to adjust the
output voltage. A 10-nF feed-forward capacitor from FB to OUT (as close as possible
to FB pin) is recommended to maximize regulator ac performance.
FB
3
I
GND
IN
4
–
I
Ground reference pin. Connect GND pin to PCB ground plane directly.
Input voltage pin. A 10-μF or larger ceramic capacitor from IN to ground (as close as
possible to IN pin) is required to reduce the jitter from previous-stage power supply.
Noise-reduction and soft-start pin. A 10-nF or larger capacitor from NR/SS to GND
(as close as possible to NR/SS pin) is recommended to maximize ac performance.
Regulated output voltage pin. A 10-μF or larger ceramic capacitor from OUT to ground
(as close as possible to OUT pin) is required to ensure regulator stability.
7, 8
NR
6
I
OUT
1, 2
O
(1) Exposed PAD must be connected to a large-area ground plane to maximum the thermal performance.
www.3peak.com
Rev.A.1
5 / 18