5秒后页面跳转
TM2EJ64EPN PDF预览

TM2EJ64EPN

更新时间: 2022-10-12 16:30:14
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
20页 312K
描述
EXTENDED-DATA-OUT DYNAMIC RAM MODULES ─ SODIMM

TM2EJ64EPN 数据手册

 浏览型号TM2EJ64EPN的Datasheet PDF文件第4页浏览型号TM2EJ64EPN的Datasheet PDF文件第5页浏览型号TM2EJ64EPN的Datasheet PDF文件第6页浏览型号TM2EJ64EPN的Datasheet PDF文件第8页浏览型号TM2EJ64EPN的Datasheet PDF文件第9页浏览型号TM2EJ64EPN的Datasheet PDF文件第10页 
ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆꢇ ꢈꢉꢊ ꢀ ꢁꢂ ꢋ ꢄ ꢅ ꢆ ꢇꢈꢉ ꢂ ꢌ ꢍ ꢎꢏ ꢌ ꢐ ꢑ ꢂ ꢒ ꢓ ꢅꢆ ꢔꢒ ꢕ ꢀ  
ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆꢃ ꢈꢉꢊ ꢀ ꢁꢂ ꢋ ꢄ ꢅ ꢆ ꢃꢈ ꢉ ꢂ ꢌ ꢍ ꢎꢏ ꢌ ꢐ ꢑ ꢂ ꢒ ꢓ ꢅꢆ ꢔꢒ ꢕ ꢀ  
ꢃ ꢖꢀ ꢃ ꢉꢇꢃꢇ ꢔꢇꢗꢀꢗꢔꢘ ꢙꢀ ꢇꢓꢉ ꢗꢁ ꢕꢚ ꢛꢗꢁ ꢁ ꢘꢇ ꢙꢜ ꢃꢝ ꢞ ꢝ ꢘ ꢇꢕ ꢁ ꢁ  
SMMS685 − AUGUST 1997  
electrical characteristics over recommended ranges of supply voltage and ambient temperature  
(unless otherwise noted)  
TM2EJ64EPN  
’2EJ64EPN-50  
’2EJ64EPN-60  
’2EJ64EPN-70  
PARAMETER  
UNIT  
TEST CONDITIONS  
MIN  
MAX  
MIN  
MAX  
MIN  
MAX  
I
I
I
I
= − 2 mA  
= − 100 µA  
= 2 mA  
LVTTL  
2.4  
2.4  
2.4  
High-level output  
voltage  
OH  
OH  
OL  
OL  
V
V
V
OH  
LVCMOS  
LVTTL  
V
0.2  
V
0.2  
V
0.2  
DD  
DD  
DD  
0.4  
0.2  
0.4  
0.2  
0.4  
0.2  
Low-level output  
voltage  
V
OL  
= 100 µA  
LVCMOS  
Input current  
(leakage)  
V
= 3.6 V,  
V = 0 V to 3.9 V,  
I
DD  
DD  
All others = 0 V to V  
I
I
10  
10  
10  
10  
10  
10  
µA  
µA  
I
Output current  
(leakage)  
V
= 3.6 V,  
V
O
= 0 V to V ,  
DD  
DD  
CASx high  
O
Read- or  
write-cycle  
current  
‡§  
I
V
V
= 3.6 V,  
Minimum cycle  
720  
16  
8
560  
16  
8
480  
16  
8
mA  
mA  
mA  
CC1  
DD  
= 2 V (LVTTL),  
IH  
After one memory cycle,  
RAS0 and CASx high  
I
Standby current  
CC2  
V
IH  
= V − 0.2 V (LVCMOS),  
DD  
After one memory cycle,  
RAS0 and CASx high  
Average refresh  
current  
(RAS-only  
V
= 3.6 V,  
Minimum cycle,  
DD  
RASx cycling,  
‡§  
‡¶  
I
I
720  
800  
560  
720  
480  
640  
mA  
mA  
CC3  
CASx high (RAS-only refresh),  
RAS0 low after CASx low (CBR)  
refresh or CBR)  
Average EDO  
current  
V
= 3.6 V,  
t
= MIN,  
DD  
RAS0 low,  
HPC  
CASx cycling  
CC4  
For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.  
Measured with outputs open  
§
Measured with a maximum of one address change while RAS0 = V  
Measured with a maximum of one address change during each EDO cycle, t  
IL  
HPC  
7
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与TM2EJ64EPN相关器件

型号 品牌 描述 获取价格 数据表
TM2EJ64EPN-50 TI 2MX64 EDO DRAM MODULE, 50ns, DMA144, DIMM-144

获取价格

TM2EJ64EPN-60 TI 2MX64 EDO DRAM MODULE, 60ns, DMA144, DIMM-144

获取价格

TM2EJ64EPN-70 TI 2MX64 EDO DRAM MODULE, 70ns, DMA144, DIMM-144

获取价格

TM2EP64DJN TI EXTENDED-DATA-OUT DYNAMIC RAM MODULES

获取价格

TM2EP64DJN-50 TI 2MX64 EDO DRAM MODULE, 13ns, DMA168, DIMM-168

获取价格

TM2EP64DJN-60 TI 2MX64 EDO DRAM MODULE, 15ns, DMA168, DIMM-168

获取价格