TLV1504, TLV1508
2.7 V TO 5.5 V, 10-BIT, 200 KSPS, 4/8 CHANNEL, LOW POWER,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
SLAS251 – DECEMBER 1999
Maximum Throughput 200 KSPS
Analog Input Range 0 V to Supply Voltage
with 500 kHz BW
Built-In Reference, Conversion Clock and
8× FIFO
Hardware Controlled and Programmable
Sampling Period
Differential/Integral Nonlinearity Error:
±0.5 LSB Max
Low Operating Current (1 mA at 2.7 V,
1.2 mA at 5.5 V External Ref,
1.6 mA at 2.7 V,
Signal-to-Noise and Distortion Ratio:
59 dB, f = 12 kHz
i
2.1 mA at 5.5 V, Internal Ref)
Spurious Free Dynamic Range: 72 dB,
Power Down: Software/Hardware
Power-Down Mode (1 µA Max, Ext Ref),
Auto Power-Down Mode (1 µA, Ext Ref)
f = 12 kHz
i
SPI/DSP-Compatible Serial Interfaces With
SCLK up to 20 MHz
Programmable Auto-Channel Sweep
Single Wide Range Supply 2.7 Vdc to
5.5 Vdc
Pin Compatible, 12-Bit Upgrades Available
(TLV2544, TLV2548)
D OR PW PACKAGE
(TOP VIEW)
DW OR PW PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
20 CS
SDO
SDI
CS
SDO
SDI
1
2
3
4
5
6
7
8
16
15
14
13
12
11
19
18
17
16
15
14
13
12
11
REFP
REFM
FS
REFP
REFM
FS
SCLK
SCLK
EOC/(INT)
EOC/(INT)
V
PWDN
GND
V
PWDN
GND
CSTART
A7
CC
CC
A0
A1
A2
A0
A1
A2
A3
A4
10 CSTART
A3
9
A6
A5
description
The TLV1508 and TLV1504 are a family of high performance, 10-bit, low power, CMOS SAR analog-to-digital
converters (ADC) which operate from a single 2.7 V to 5.5 V power supply. These devices have three digital
inputs and a 3-state output [chip select (CS), serial input-output clock (SCLK), serial data input (SDI) and serial
data output (SDO)] that provide a direct 4-wire interface to the serial port of most popular host microprocessors
(SPI interface). When interfaced with a DSP, a frame sync (FS) signal is used to indicate the start of a serial data
frame.
In addition to a high-speed A/D converter and versatile control capability, these devices have an on-chip analog
multiplexer that can select any analog inputs or one of three internal self-test voltages. The sample-and-hold
function is automatically started after the fourth SCLK edge (normal sampling) or can be controlled by a special
pin, CSTART, to extend the sampling period (extended sampling). The normal sampling period can also be
programmed as short (12 SCLKs) or as long (24 SCLKs) to accommodate faster SCLK operation popular
among high-performance signal processors. The TLV1508 and TLV1504 are designed to operate with very low
power consumption. The power-saving feature is further enhanced with software/hardware/auto power down
modes and programmable conversion speeds. The conversion clock (OSC) and reference are built-in. The
converter can use the external SCLK as the source of the conversion clock to achieve higher (2.6 µs when a
20 MHz SCLK is used) conversion speed. Two different internal reference voltages are available (2 V or 4 V).
An optional external reference can also be used to achieve maximum flexibility.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 1999, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265