ꢀ ꢁꢂ ꢃ ꢃ ꢄꢅ ꢆꢇ ꢈꢉ ꢀ ꢁꢂ ꢃ ꢃ ꢄꢊ ꢆꢇ ꢈꢉ ꢀ ꢁꢂ ꢃꢃ ꢋꢋ ꢆꢇ ꢈ
ꢌ ꢍꢂꢎꢏ ꢈ ꢏꢐ ꢇꢎ ꢑꢒ ꢈꢈꢁꢓ ꢔꢏ ꢁꢀꢕꢖ ꢇ ꢑꢒꢈ ꢇ ꢎꢔ ꢍꢑ ꢏ ꢎ ꢑ
ꢗ
SGLS013A − MARCH 2003 − REVISED SEPTEMBER 2003
D
Controlled Baseline
− One Assembly/Test Site, One Fabrication
Site
D
D
D
D
D
Temperature-Compensated Voltage
Reference
Programmable Delay Time by External
Capacitor
D
D
D
D
D
D
Extended Temperature Performance of
−40°C to 125°C
Enhanced Diminishing Manufacturing
Sources (DMS) Support
Supply Voltage Range . . . 2 V to 6 V
Defined RESET Output from V
≥1 V
DD
Power-Down Control Support for Static
RAM With Battery Backup
Enhanced Product Change Notification
†
Qualification Pedigree
D
Maximum Supply Current of 16 µA
Power Saving Totem-Pole Outputs
Power-On Reset Generator
D
Automatic Reset Generation After
Voltage Drop
PW PACKAGE
(TOP VIEW)
D
Precision Voltage Sensor
†
Component qualification in accordance with JEDEC and industry
standards to ensure reliable operation over an extended
temperature range. This includes, but is not limited to, Highly
Accelerated Stress Test (HAST) or biased 85/85, temperature
cycle, autoclave or unbiased HAST, electromigration, bond
intermetallic life, and mold compound life. Such qualification
testing should not be viewed as justifying use of this component
beyond specified performance and environmental limits.
CONTROL
RESIN
CT
V
DD
1
2
3
4
8
7
6
5
SENSE
RESET
RESET
GND
description
The TLC77xx family of micropower supply voltage supervisors provide reset control, primarily in microcomputer
and microprocessor systems.
During power-on, RESET is asserted when V
circuit monitors SENSE voltage and keeps the reset outputs active as long as SENSE voltage (V
remains below the threshold voltage. An internal timer delays return of the output to the inactive state to ensure
reaches 1 V. After minimum V
(≥ 2 V) is established, the
DD
DD
)
I(SENSE)
proper system reset. The delay time, t , is determined by an external capacitor:
d
4
t = 2.1 × 10 × C
d
T
Where
C is in farads
T
t is in seconds
d
Except for the TLC7701, which can be customized with two external resistors, each supervisor has a fixed
SENSE threshold voltage set by an internal voltage divider. When SENSE voltage drops below the threshold
voltage, the outputs become active and stay in that state until SENSE voltage returns above threshold voltage
and the delay time, t , has expired.
d
In addition to the power-on-reset and undervoltage-supervisor function, the TLC77xx adds power-down control
support for static RAM. When CONTROL is tied to GND, RESET will act as active high. The voltage monitor
contains additional logic intended for control of static memories with battery backup during power failure. By
driving the chip select (CS) of the memory circuit with the RESET output of the TLC77xx and with the CONTROL
driven by the memory bank select signal (CSH1) of the microprocessor (see Figure 10), the memory circuit is
automatically disabled during a power loss. (In this application the TLC77xx power has to be supplied by the
battery.)
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢈ
ꢈ
ꢎ
ꢏ
ꢩ
ꢘ
ꢤ
ꢒ
ꢂ
ꢢ
ꢀ
ꢣ
ꢍ
ꢝ
ꢏ
ꢛ
ꢙ
ꢜ
ꢘ
ꢕ
ꢀ
ꢕ
ꢚ
ꢛ
ꢥ
ꢜ
ꢝ
ꢣ
ꢞ
ꢟ
ꢠ
ꢠ
ꢡ
ꢡ
ꢚ
ꢚ
ꢝ
ꢝ
ꢛ
ꢛ
ꢚ
ꢢ
ꢢ
ꢦ
ꢣ
ꢤ
ꢞ
ꢞ
ꢥ
ꢥ
ꢛ
ꢡ
ꢠ
ꢟ
ꢢ
ꢢ
ꢝ
ꢜ
ꢦ
ꢀꢥ
ꢤ
ꢧ
ꢢ
ꢨ
ꢚ
ꢣ
ꢠ
ꢢ
ꢡ
ꢚ
ꢡ
ꢝ
ꢞ
ꢛ
ꢤ
ꢩ
ꢠ
ꢛ
ꢡ
ꢡ
ꢥ
ꢢ
ꢪ
Copyright 2003, Texas Instruments Incorporated
ꢞ
ꢝ
ꢣ
ꢡ
ꢝ
ꢞ
ꢟ
ꢡ
ꢝ
ꢢ
ꢦ
ꢚ
ꢜ
ꢚ
ꢣ
ꢥ
ꢞ
ꢡ
ꢫ
ꢡ
ꢥ
ꢞ
ꢝ
ꢜ
ꢬ
ꢠ
ꢍ
ꢛ
ꢟ
ꢥ
ꢢ
ꢡ
ꢠ
ꢛ
ꢩ
ꢠ
ꢞ
ꢩ
ꢭ
ꢠ
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ
ꢞ
ꢞ
ꢠ
ꢛ
ꢡ
ꢮ
ꢪ
ꢈ
ꢞ
ꢝ
ꢩ
ꢤ
ꢣ
ꢡ
ꢚ
ꢝ
ꢛ
ꢦ
ꢞ
ꢝ
ꢣ
ꢥ
ꢢ
ꢢꢚ
ꢛ
ꢯ
ꢩ
ꢝ
ꢥ
ꢢ
ꢛ
ꢝ
ꢡ
ꢛ
ꢥ
ꢣ
ꢥ
ꢢ
ꢢ
ꢠ
ꢞ
ꢚ
ꢨ
ꢮ
ꢚ
ꢛ
ꢣ
ꢨ
ꢤ
ꢩ
ꢥ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
5秒后页面跳转
解析光耦仿真器：升级光耦合器技术的必要性
英伟达新一代Blackwell GPU过热问题致交付延迟
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
