5秒后页面跳转
TJA1124CHG PDF预览

TJA1124CHG

更新时间: 2024-11-26 14:59:31
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
23页 275K
描述
Integrated pull-up resistors QUAD LIN transceivers

TJA1124CHG 数据手册

 浏览型号TJA1124CHG的Datasheet PDF文件第2页浏览型号TJA1124CHG的Datasheet PDF文件第3页浏览型号TJA1124CHG的Datasheet PDF文件第4页浏览型号TJA1124CHG的Datasheet PDF文件第5页浏览型号TJA1124CHG的Datasheet PDF文件第6页浏览型号TJA1124CHG的Datasheet PDF文件第7页 
TJA1124  
Quad LIN master transceiver  
Rev. 1 — 8 May 2018  
Product data sheet  
1 General description  
The TJA1124 is a quad Local Interconnect Network (LIN) master channel device.  
It provides the interface between a LIN master protocol controller and the physical  
bus in a LIN network. Each of the four channels contains a LIN transceiver and LIN  
master termination. The TJA1124 is primarily intended for in-vehicle subnetworks using  
baud rates up to 20 kBd and is compliant with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A,  
ISO 17987-4:2016 (12 V LIN) and SAE J2602-1.  
The transmit data streams generated by the LIN master protocol controller are converted  
by the TJA1124 into optimized bus signals shaped to minimize ElectroMagnetic Emission  
(EME). The LIN bus output pins are pulled HIGH via internal LIN master termination  
resistors. The receivers detect receive data streams on the LIN bus input pins and  
transfer them to the microcontroller via pins RXD1 to RXD4.  
Power consumption is very low in Low Power mode. However, the TJA1124 can still be  
woken up via pins SLP and LIN1 to LIN4.  
2 Features and benefits  
2.1 General  
Four LIN master channels in a single package:  
LIN transceiver  
LIN master termination consisting of a diode and a 1 kΩ ±10 % resistor  
Compliant with:  
LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A  
ISO 17987-4:2016 (12 V LIN)  
SAE J2602-1  
Very low current consumption in Low Power mode with wake-up via SLP or LIN pins  
Option to control an external voltage regulator via the INHN output  
Bus signal shaping optimized for baud rates up to 20 kBd  
VIO input for direct interfacing with 3.3 V and 5 V microcontrollers  
Passive behavior in unpowered state  
Undervoltage detection  
K-line compatible  
Leadless DHVQFN24 package (3.5 mm × 5.5 mm) supporting improved Automated  
Optical Inspection (AOI) capability  
2.2 Protection  
Excellent ElectroMagnetic Immunity (EMI)  
 
 
 
 

与TJA1124CHG相关器件

型号 品牌 获取价格 描述 数据表
TJA1128ATK NXP

获取价格

LIN Mini System Basis Chip with integrated voltage regulator
TJA1128BTK NXP

获取价格

LIN Mini System Basis Chip with integrated voltage regulator
TJA1128BTK/0Z NXP

获取价格

Analog Circuit
TJA1128CTK NXP

获取价格

LIN Mini System Basis Chip with integrated voltage regulator
TJA1128DTK NXP

获取价格

LIN Mini System Basis Chip with integrated voltage regulator
TJA1128ETK NXP

获取价格

LIN Mini System Basis Chip with integrated voltage regulator
TJA1128FTK NXP

获取价格

LIN Mini System Basis Chip with integrated voltage regulator
TJA1128GTK NXP

获取价格

LIN Mini System Basis Chip with integrated voltage regulator
TJA1128HTK NXP

获取价格

LIN Mini System Basis Chip with integrated voltage regulator
TJA1145A NXP

获取价格

High-speed CAN transceiver for partial networking