Datasheet > TIB82S105BCN

TIB82S105BCN

更新时间： 2024-11-18 19:55:03

品牌	Logo	应用领域
罗彻斯特 - ROCHESTER		时钟输入元件光电二极管可编程逻辑
页数	文件大小	规格书
14页	306K
描述
OT PLD, 20ns, TTL, PDIP28, DIP-28

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

TIB82S105BCN 技术参数

生命周期：	Contact Manufacturer	包装说明：	DIP,
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.79	其他特性：	PROGRAMMABLE LOGIC SEQUENCER
最大时钟频率：	30 MHz	JESD-30 代码：	R-PDIP-T28
长度：	36.32 mm	专用输入次数：	16
I/O 线路数量：		端子数量：	28
最高工作温度：	75 °C	最低工作温度：
组织：	16 DEDICATED INPUTS, 0 I/O	输出函数：	REGISTERED
封装主体材料：	PLASTIC/EPOXY	封装代码：	DIP
封装形状：	RECTANGULAR	封装形式：	IN-LINE
可编程逻辑类型：	OT PLD	传播延迟：	20 ns
座面最大高度：	5.08 mm	最大供电电压：	5.25 V
最小供电电压：	4.75 V	标称供电电压：	5 V
表面贴装：	NO	技术：	TTL
温度等级：	COMMERCIAL EXTENDED	端子形式：	THROUGH-HOLE
端子节距：	2.54 mm	端子位置：	DUAL
宽度：	15.24 mm	Base Number Matches：	1

TIB82S105BCN 数据手册

TIB82S105BC

16 × 48 × 8 FIELD-PROGRAMMABLE LOGIC SEQUENCER

WITH 3-STATE OUTPUTS OR PRESET

SRPS025A – D2897, SEPTEMBER 1985 – REVISED NOVEMBER 1995

N PACKAGE

(TOP VIEW)

•

50-MHz Clock Rate

Power-On Preset of All Flip-Flops

CLK

I10

I11

I12

I13

I14

I15

PRE/OE

6-Bit Internal State Register With 8-Bit

Output Register

•

Power Dissipation . . . 600 mW Typical

Programmable Asynchronous Preset or

Output Control

•

Functionally Equivalent to, but Faster Than

†

82S105A

GND

description

The TIB82S105BC is a TTL field-programmable

state machine of the Mealy type. This state

machine (logic sequencer) contains 48 product

terms (AND terms) and 14 pairs of sum terms (OR

terms). The product and sum terms are used to

control the 6-bit internal state register and the 8-bit

output register.

FN PACKAGE

(TOP VIEW)

The outputs of the internal state register (P0–P5)

are fed back and combined with the 16 inputs

(I0–I15) to form the AND array. In addition a single

sum term is complemented and fed back to the

AND array, which allows any of the product terms

to be summed, complemented, and used as an

input to the AND array.

3 2 1 28 27 26

I10

I11

I12

22 I13

21 I14

20 I15

19 PRE/OE

The state and output registers are positive-edge-

triggered S/R flip-flops. These registers are

unconditionally preset high during power up.

Pin19 can be used to preset both registers or, by

blowing the proper fuse, be converted to an output

control function.

12 13 14 15 16 17 18

The TIB82S105BC is characterized for operation

from 0°C to 75°C.

† Power-up preset and asynchronous preset functions are not identical to 82S105A. See Recommended Operating Conditions.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...14

中文翻译

下载PDF

与TIB82S105BCN相关器件

型号	品牌	获取价格	描述	数据表
TIB82S105BMFK	TI	获取价格	OT PLD, 25ns, CQCC28
TIB82S105BMFKB	TI	获取价格	IC,SIMPLE-PLD,PLS-TYPE,TTL,LLCC,28PIN,CERAMIC
TIB82S105BMJ	TI	获取价格	OT PLD, 25ns, CDIP28
TIB82S105BMJDB	TI	获取价格	IC,SIMPLE-PLD,PLS-TYPE,TTL,DIP,28PIN,CERAMIC
TIB82S167BC	TI	获取价格	14 Ã 48 Ã 6 FIELD-PROGRAMMABLE LOGIC SEQUEN
TIB82S167BCFK	TI	获取价格	IC,SIMPLE-PLD,PLS-TYPE,TTL,LLCC,28PIN,CERAMIC
TIB82S167BCFN	TI	获取价格	OT PLD, 20ns, PQCC28
TIB82S167BCFN3	TI	获取价格	IC,SIMPLE-PLD,PLS-TYPE,TTL,LDCC,28PIN,PLASTIC
TIB82S167BCJT	TI	获取价格	IC,SIMPLE-PLD,PLS-TYPE,TTL,DIP,24PIN,CERAMIC
TIB82S167BCNT	TI	获取价格	14 X 48 X 6 Field-Programmable Logic Sequencer With 3-State Outputs OR Preset 24-PDIP

与TIB82S105BCN相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

17
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

42
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

37

产品中心

服务支持

精选活动

关于我们

帮助中心

TIB82S105BCN

TIB82S105BCN 技术参数

TIB82S105BCN 数据手册

与TIB82S105BCN相关器件

与TIB82S105BCN相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

TIB82S105BCN

TIB82S105BCN 技术参数

TIB82S105BCN 数据手册

与TIB82S105BCN相关器件

与TIB82S105BCN相关文章

您还可以找

您在本页遇到什么问题？