5秒后页面跳转
TH74KA22BVWKRNG PDF预览

TH74KA22BVWKRNG

更新时间: 2023-01-03 10:46:52
品牌 Logo 应用领域
爱特美尔 - ATMEL /
页数 文件大小 规格书
20页 1116K
描述
Analog Circuit, 1 Func, CQCC84, CERAMIC, J LEAD PACKAGE-84

TH74KA22BVWKRNG 数据手册

 浏览型号TH74KA22BVWKRNG的Datasheet PDF文件第1页浏览型号TH74KA22BVWKRNG的Datasheet PDF文件第2页浏览型号TH74KA22BVWKRNG的Datasheet PDF文件第3页浏览型号TH74KA22BVWKRNG的Datasheet PDF文件第5页浏览型号TH74KA22BVWKRNG的Datasheet PDF文件第6页浏览型号TH74KA22BVWKRNG的Datasheet PDF文件第7页 
TH7422B  
TABLE 2 - CONNECTION DIAGRAMS  
EVEN  
ODD  
Mo- Sym-  
Mo- Sym-  
dule bol  
#
Pin n°  
Designation  
Pin n°  
Designation  
dule bol  
#
1...2  
NC  
Not connected  
44...51  
TC+ Thermoelectric cooler (positive node)  
see notes (2) (3)  
3...6  
7...9  
10  
TS  
Temperature sensor see note (3)  
Not connected  
52...55  
56  
NC  
Not connected  
NC  
O
O
O
O
O
O
O
VG1 Lateral skimming gate bias  
DNC Do not connect see note (4)  
NC Not connected  
57  
Photodiode lateral transfer clock  
Electrical injection clock  
φX  
11...14  
15  
58  
φPL  
E
E
E
E
VDD Output amplifier drain & RE  
VOS Video output signal (pixels 0-298)  
GND Video ground  
59  
VGL1 Preload skimming gate bias  
VGL2 Preload storage gate bias  
16  
60  
17  
61  
Shift register clock 2 (gated by RE)  
φL2  
18  
VSS CCD substrate bias (phases return)  
62  
RE  
Read enable control signal  
(pixels 1-299)  
19  
20  
E
E
CCD reset clock  
63  
64  
O
O
Shift register clock 1  
φR  
φL1  
VDR Reset bias  
VN  
Photodiode substrate bias  
see note (1)  
21  
22  
E
E
VGS Output gate bias  
65  
66  
O
O
VGS Output gate bias  
VDR Reset bias  
VN  
Photodiode substrate bias see  
note (1)  
23  
24  
E
E
Shift register clock 1  
67  
68  
O
O
CCD reset clock  
φL1  
φR  
RE  
Read enable control signal  
(pixels 0-298)  
VSS CCD substrate bias (phases return)  
25  
26  
E
E
E
E
E
E
Shift register clock 2 (gated by RE)  
69  
70  
O
O
O
GND Video ground  
φL2  
VGL2 Preload storage gate bias  
VGL1 Preload skimming gate bias  
VOS Video output signal (pixels 1-299)  
VDD Output amplifier drain & RE supplies  
27  
71  
28  
Electrical injection clock  
72...75  
76  
NC  
Not connected  
φPL  
φX  
29  
Photodiode lateral transfer clock  
DNC Do not connect see note (4)  
30  
VG1 Lateral skimming gate bias  
NC Not connected  
77...79  
80...83  
NC  
TS  
NC  
Not connected  
31...34  
35...42  
Temperature sensor see note (3)  
Not connected  
TC- Thermoelectric cooler (negative node) 84  
see notes (2) (3)  
43  
NC  
Not connected  
Note : 1 Pin 22 and 64 are internally connected together  
Note : 2 In each group every pins must be connected and tied together in order to lower pin current density  
Note : 3 Not connected on non cooled package  
Note : 4 DNC (Do Not Connect). Pins which are internally connected and must not be used.  
4/20  

与TH74KA22BVWKRNG相关器件

型号 品牌 描述 获取价格 数据表
TH74KA22BVWKRNGS ATMEL Analog Circuit, 1 Func, CQCC84, WINDOWED, CERAMIC, J LEAD PACKAGE-84

获取价格

TH74KA22BVWKRPGS ATMEL Analog Circuit, 1 Func, CQCC84, CERAMIC, J LEAD PACKAGE-84

获取价格

TH74KA22BVWKSGB/T ATMEL Analog Circuit, 1 Func, CQCC84, WINDOWED, CERAMIC, J LEAD PACKAGE-84

获取价格

TH74KA22BVWKSGD/T ATMEL Analog Circuit, 1 Func, CQCC84, CERAMIC, J LEAD PACKAGE-84

获取价格

TH74KA22BVWKSNG ATMEL Analog Circuit, 1 Func, CQCC84, CERAMIC, J LEAD PACKAGE-84

获取价格

TH74KA22BVWKSNGB/T ATMEL Analog Circuit, 1 Func, CQCC84, WINDOWED, CERAMIC, J LEAD PACKAGE-84

获取价格