Datasheet > TCKMIN

TCKMIN

更新时间： 2024-11-19 22:20:03

品牌	Logo	应用领域
赛灵思 - XILINX		可编程只读存储器
页数	文件大小	规格书
16页	116K
描述
XC1800 Series of In-System Programmable Configuration PROMs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

TCKMIN 数据手册

XC1800 Series of In-System

Programmable Configuration

PROMs

September 17, 1999 (Version 1.3)

Preliminary Product Specification

Features

Description

•

In-system programmable 3.3V PROMs for configuration

of Xilinx FPGAs

Xilinx introduces the XC1800 series of in-system program-

mable configuration PROMs. Initial devices in this 3.3V

family are a 4 megabit, a 2 megabit, a 1 megabit, a 512

Kbit, a 256 Kbit, and a 128 Kbit PROM that provide an

easy-to-use, cost-effective method for re-programming and

storing large Xilinx FPGA or CPLD configuration bit-

streams.

Endurance of 10,000 program/erase cycles

Program/erase over full commercial voltage and

temperature range

•

IEEE Std 1149.1 boundary-scan (JTAG) support

Simple interface to the FPGA; could be configured to

use only one user I/O pin

Cascadable for storing longer or multiple bitstreams

Dual configuration modes

When the FPGA is in Master Serial mode, it generates a

configuration clock that drives the PROM. A short access

time after the rising CCLK, data is available on the PROM

DATA (D0) pin that is connected to the FPGA DIN pin. The

FPGA generates the appropriate number of clock pulses to

complete the configuration. When the FPGA is in Slave

Serial mode, the PROM and the FPGA are clocked by an

external clock.

•

Serial Slow/Fast configuration (up to 15 mHz).

Parallel

•

Low-power advanced CMOS FLASH process

5 V tolerant I/O pins accept 5 V, 3.3 V and 2.5 V signals.

3.3 V or 2.5 V output capability

Available in PC20, SO20, PC44 and VQ44 packages.

Design support using the Xilinx Alliance and

Foundation series software packages.

JTAG command initiation of standard FPGA

configuration.

When the FPGA is in Express or SelectMAP Mode, an

external oscillator will generate the configuration clock that

drives the PROM and the FPGA. After the rising CCLK

edge, data are available on the PROM’s DATA (D0-D7)

pins. The data will be clocked into the FPGA on the follow-

ing rising edge of the CCLK. Neither Express nor Select-

MAP utilize a Length Count, so a free-running oscillator

may be used. See Figure 5

•

Multiple devices can be concatenated by using the CEO

output to drive the CE input of the following device. The

clock inputs and the DATA outputs of all PROMs in this

chain are interconnected. All devices are compatible and

can be cascaded with other members of the family or with

the XC1700L one-time programmable Serial PROM family.

OE/Reset

CLK CE

TCK

Data

Control

and

JTAG

CEO

Serial

Parallel

Interface

TMS

TDI

Memory

D0 DATA

(Serial or Parallel

(Express/SelectMAP) Mode)

Data

Address

Interface

TDO

D1 - D7

Express Mode and

SelectMAP Interface

99020300

Figure 1: XC1800 Series Block Diagram

September 17, 1999 (Version 1.3)

12 3 4 5 6 7...16

中文翻译

下载PDF

与TCKMIN相关器件

型号	品牌	获取价格	描述	数据表
TCKT01301DN	POWEREX	获取价格	Silicon Controlled Rectifier, 4710A I(T)RMS, 100V V(RRM), 1 Element, TC2, 3 PIN
TCKT01302DN	POWEREX	获取价格	Silicon Controlled Rectifier, 4710A I(T)RMS, 100V V(RRM), 1 Element, TC2, 3 PIN
TCKT01303DN	POWEREX	获取价格	Silicon Controlled Rectifier, 4710A I(T)RMS, 100V V(RRM), 1 Element, TC2, 3 PIN
TCKT01304DN	POWEREX	获取价格	Silicon Controlled Rectifier, 4710A I(T)RMS, 100V V(RRM), 1 Element, TC2, 3 PIN
TCKT01305DN	POWEREX	获取价格	Silicon Controlled Rectifier, 4710A I(T)RMS, 100V V(RRM), 1 Element, TC2, 3 PIN
TCKT01306DN	POWEREX	获取价格	Silicon Controlled Rectifier, 4710A I(T)RMS, 100V V(RRM), 1 Element, TC2, 3 PIN
TCKT01307DN	POWEREX	获取价格	Silicon Controlled Rectifier, 4710A I(T)RMS, 100V V(RRM), 1 Element, TC2, 3 PIN
TCKT0130FDN	POWEREX	获取价格	Silicon Controlled Rectifier, 4710A I(T)RMS, 100V V(RRM), 1 Element, TC2, 3 PIN
TCKT0130GDN	POWEREX	获取价格	Silicon Controlled Rectifier, 4710A I(T)RMS, 100V V(RRM), 1 Element, TC2, 3 PIN
TCKT0130HDN	POWEREX	获取价格	Silicon Controlled Rectifier, 4710A I(T)RMS, 100V V(RRM), 1 Element, TC2, 3 PIN

与TCKMIN相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

24
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

16
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

48
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

46

产品中心

服务支持

精选活动

关于我们

帮助中心

TCKMIN

TCKMIN 数据手册

与TCKMIN相关器件

与TCKMIN相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

TCKMIN

TCKMIN 数据手册

与TCKMIN相关器件

与TCKMIN相关文章

您还可以找

您在本页遇到什么问题？