5秒后页面跳转
SY10H606JCTR PDF预览

SY10H606JCTR

更新时间: 2024-09-29 22:53:19
品牌 Logo 应用领域
麦瑞 - MICREL 转换器电平转换器驱动程序和接口锁存器接口集成电路
页数 文件大小 规格书
4页 77K
描述
REGISTERED HEX TTL-TO-PECL

SY10H606JCTR 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:QCCJ, LDCC28,.5SQReach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.25最大延迟:2.8 ns
接口集成电路类型:TTL/CMOS TO PECL TRANSLATORJESD-30 代码:S-PQCC-J28
JESD-609代码:e0长度:11.48 mm
湿度敏感等级:1位数:1
功能数量:6端子数量:28
最高工作温度:85 °C最低工作温度:
输出锁存器或寄存器:REGISTER输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC28,.5SQ封装形状:SQUARE
封装形式:CHIP CARRIER峰值回流温度(摄氏度):240
电源:5 V认证状态:Not Qualified
座面最大高度:4.57 mm子类别:Level Translators
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:ECL温度等级:COMMERCIAL EXTENDED
端子面层:Tin/Lead (Sn85Pb15)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:11.48 mm
Base Number Matches:1

SY10H606JCTR 数据手册

 浏览型号SY10H606JCTR的Datasheet PDF文件第2页浏览型号SY10H606JCTR的Datasheet PDF文件第3页浏览型号SY10H606JCTR的Datasheet PDF文件第4页 
REGISTERED HEX  
TTL-TO-PECL  
SY10H606  
SY100H606  
FEATURES  
DESCRIPTION  
Differential 50ECL outputs  
The SY10/100H606 are 6-bit, registered, single supply  
TTL-to-PECL translators. The devices feature differential  
PECL outputs as well as a choice between either a  
differential PECL clock input or a TTL clock input. The  
asynchronous master reset control is a PECL level input.  
With its differential ECL outputs and TTL inputs, the  
H606 device is ideally suited for the transmit function of  
a HPPI bus-type board-to-board interface application. The  
on-chip registers simplify the task of synchronizing the  
data between the two boards.  
Choice between differential PECL or TTL clock input  
Single +5V power supply  
VBB output for single-ended use  
Multiple power and ground pins to minimize noise  
Specified within-device skew  
Fully compatible with Motorola MC10H/100H606  
Available in 28-pin PLCC package  
The device is available in either ECL standard: the  
10H device is compatible with 10K logic levels, while the  
100H device is compatible with 100K logic levels.  
BLOCK DIAGRAM  
PIN CONFIGURATION  
25  
24 23 22 21 20 19  
1 OF 6 BITS  
D
0
26  
27  
28  
1
18  
17  
16  
15  
14  
13  
12  
Q
Q
Q
Q
5
5
4
4
Q
Q
n
n
TCLK  
D
n
D
Q
V
BB  
TOP VIEW  
PLCC  
CLK  
CLK  
MR  
2
VCCE  
CLK  
3
Q
Q
3
3
V
CCE  
4
R
5
6
7
8
9
10 11  
CLK  
CLK  
TCLK  
PIN NAMES  
MR  
Pin  
D0 – D5  
CLK, CLK  
TCLK  
Function  
TTL Data Inputs  
VBB  
Differential PECL Clock Inputs  
TTL Clock Input  
MR  
PECL Master Reset Input  
True PECL Outputs  
Q0 – Q5  
Q0 – Q5  
VCCE  
Inverted PECL Outputs  
PECL VCC (5.0V)  
VCCT  
TTL VCC (5.0V)  
GND  
TTL/PECL Ground  
VBB  
VBB Reference Output (PECL)  
Rev.: D  
Amendment:/0  
1
Issue Date: March, 1998  

与SY10H606JCTR相关器件

型号 品牌 获取价格 描述 数据表
SY10H606JZ MICREL

获取价格

REGISTERED HEX TTL-TO-PECL
SY10H606JZTR MICREL

获取价格

REGISTERED HEX TTL-TO-PECL
SY10H606JZ-TR MICREL

获取价格

TTL/CMOS to PECL Translator, 6 Func, Complementary Output, PQCC28, LEAD FREE, PLASTIC, LCC
SY10H607 MICREL

获取价格

REGISTERED HEX PECL-TO-TTL
SY10H607_06 MICREL

获取价格

REGISTERED HEX PECL-TO-TTL
SY10H607JC MICREL

获取价格

REGISTERED HEX PECL-TO-TTL
SY10H607JCTR MICREL

获取价格

REGISTERED HEX PECL-TO-TTL
SY10H607JZ MICREL

获取价格

REGISTERED HEX PECL-TO-TTL
SY10H607JZ MICROCHIP

获取价格

PECL TO TTL TRANSLATOR, TRUE OUTPUT, PQCC28
SY10H607JZTR MICREL

获取价格

REGISTERED HEX PECL-TO-TTL