Datasheet > STC62WV256TC

STC62WV256TC

更新时间： 2022-12-09 03:25:33

品牌	Logo	应用领域
其他 - ETC		静态存储器
页数	文件大小	规格书
10页	385K
描述
VERY LOW POWER/VOLTAGE CMOS SRAM

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

STC62WV256TC 数据手册

STC

STC62WV256

PIN DESCRIPTIONS

Name

Function

A0-A14 Address Input

These 15 address inputs select one of the 32768 x 8-bit words in the RAM

CE Chip Enable Input

WE Write Enable Input

CE is active LOW. Chip enables must be active when data read from or write to the

device. If chip enable is not active, the device is deselected and is in a standby power

mode. The DQ pins will be in the high impedance state when the device is deselected.

The write enable input is active LOW and controls read and write operations. With the

chip selected, when WE is HIGH and OE is LOW, output data will be present on the

DQ pins; when WE is LOW, the data present on the DQ pins will be written into the

selected memory location.

OE Output Enable Input

The output enable input is active LOW. If the output enable is active while the chip is

selected and the write enable is inactive, data will be present on the DQ pins and they

will be enabled. The DQ pins will be in the high impedance state when OE is inactive.

These 8 bi-directional ports are used to read data from or write data into the RAM.

DQ0 – DQ7 Data Input/Output

Ports

Vcc

Power Supply

Ground

Gnd

TRUTH TABLE

MODE

Not selected

Output Disabled

Read

I/O OPERATION

High Z

Vcc CURRENT

I_CCSB, I_CCSB1

High Z

I_CC

DOUT

Write

DIN

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

OPERATING RANGE

SYMBOL

VTERM

TBIAS

TSTG

PARAMETER

Terminal Voltage with

Respect to GND

RATING

-0.5 to

Vcc+0.5

UNITS

AMBIENT

TEMPERATURE

0 ^OC to +70^O

RANGE

Vcc

Temperature Under Bias

Storage Temperature

Power Dissipation

-40 to +125

-60 to +150

1.0

^OC

Commercial

Industrial

2.4V ~ 5.5V

-40 ^OC to +85^O

CAPACITANCE ⁽¹⁾(TA = 25^oC, f = 1.0 MHz)

DC Output Current

IOUT

SYMBOL

PARAMETER

Input

Capacitance

Input/Output

Capacitance

CONDITIONS

MAX.

UNIT

1. Stresses greater than those listed under ABSOLUTE MAXIMUM

RATINGS may cause permanent damage to the device. This is a

stress rating only and functional operation of the device at these

or any other conditions above those indicated in the operational

sections of this specification is not implied. Exposure to absolute

maximum rating conditions for extended periods may affect

reliability.

CIN

=0V

CDQ

VI/O=0V

1. This parameter is guaranteed and not 100% tested.

Revision 2.3

Jan. 2004

R0201-STC62WV256

123 4 5 6 7...10

下载PDF

与STC62WV256TC相关器件

型号	品牌	描述	获取价格	数据表
STC62WV256TI	ETC	VERY LOW POWER/VOLTAGE CMOS SRAM	获取价格
STC62WV51216	ETC	Very Low Power/Voltage CMOS SRAM	获取价格
STC62WV51216EC	ETC	Very Low Power/Voltage CMOS SRAM	获取价格
STC62WV51216ECG55	ETC	Very Low Power/Voltage CMOS SRAM	获取价格
STC62WV51216EI	ETC	Very Low Power/Voltage CMOS SRAM	获取价格
STC62WV51216EIPO70	ETC	Very Low Power/Voltage CMOS SRAM	获取价格