5秒后页面跳转
捷配首页

Datasheet > SP10-10NS-501B
SP10-10NS-501B PDF预览

SP10-10NS-501B

更新时间： 2024-10-03 06:13:03
品牌 Logo 应用领域
RCD /
页数 文件大小 规格书
1页 123K
描述
PASSIVE DELAY LINES, TAPPED, SIP PACKAGE

阅读下载

中文翻译

获取价格

SP10-10NS-501B 数据手册

  
PASSIVE DELAY LINES, TAPPED, SIP PACKAGE  
RESISTORSꢀCAPACITORSꢀCOILSꢀDELAY LINES  
Term.W is  
RoHS  
compliant  
SP05 SERIES - 7 PIN, 5 TAP  
RoHS  
SP10 SERIES - 14 PIN, 10 TAP  
RCD’s SP05 and SP10 passive delay line series are a lumped  
constant design per applicable portions of MIL-D-23859. The units  
incorporate high performance inductors and multi-layer capacitors,  
ensuring stable transmission, low temperature coefficient, and  
excellent environmental performance in space-saving SIP design.  
ꢀ Low cost, prompt delivery!  
ꢀ Wide variety of values, 5nS to 750nS  
ꢀ Fast rise times  
ꢀ Detailed application handbook available  
Total Delay Tolerance  
Tap Delay Tolerance  
Temperature Coefficient  
Insulation Resistance  
Dielectric Strength  
±5% or ±0.5nS (whichever is greater)  
±5% or ±0.5nS (whichever is greater)  
100ppm/°C Max.  
OPTIONS  
ꢀ Custom circuits available  
1000MΩ min.  
100VDC  
±10% Max.  
ꢀ Non-standard delay times & impedance values  
ꢀ Tighter tolerance or temperature coefficient  
ꢀ Faster rise times  
ꢀ MIL-D-23859 screening  
ꢀ Increased operating temperature range  
Distortion  
Operating Temp. Range  
Operating Freq. (BW)  
Attenuation: (dependent on  
impedance, low values have 5-8% @100Ω, 5-10% @200Ω, 5-15% @300Ω,  
lower attenuation)  
7-20% @ 500Ω  
0 to70°C (Opt.39= -40 to 85°C, ER= -55 to125°C)  
BW (MHz)=.35/(TR nS x 1000)  
SP05= 2-5%, SP10=2.5-4% @50Ω,  
TYPE SP10 (Available 10nS to 750nS)  
TYPE SP05 (Available 5nS to 100nS)  
.215  
[5.46]  
.200  
[5.08]  
Max.  
1.465 [37.2] Max.  
→
←
→
↑
←
← .800 [20.3] Max.→  
.03  
[.77]  
↓
↑
.375  
.015  
[.38]  
↓
.250  
[9.53]  
Max.  
[6.35]  
Max.  
1
2
3
4
5
6
7
8
9 10 11 12 13 14  
1
2
3
4
5
6
7
↓
↓
↑
↓
.100  
[2.54]  
Min.  
↑
↓
.100  
[2.54]  
Min.  
→ ←  
.024 [.6]  
→ ←  
.024 [.6]  
.100  
→
←
[2.54]  
→
← .100  
1.3 [33.0]  
[2.54]  
.600 [15.2]  
←
→
3
4
5
6
4
5
6
7
8
9
10 11 12  
(IN) 2  
7 (OUT)  
1 (GND)  
(IN) 3  
13 (OUT)  
14 (GND)  
(GND) 1  
(GND) 1  
TYPE SP10, 14 PIN 10 TAPS  
TYPE SP05, 7 PIN 5 TAPS  
Total  
Delay, T  
(nS)  
Max. Rise  
Delay  
per TAP  
(nS)  
Available  
Impedance  
Values (±10%)  
Total  
Delay, T  
(nS)  
Max. Rise  
Delay  
per TAP  
(nS)  
Available  
Impedance  
Values (±10%)  
D
Time, T  
(nS)  
R
D
Time, T  
(nS)  
R
10  
20  
30  
40  
50  
3
1.0 ± .5  
2.0 ± .75  
3.0 ± 1  
4.0 ± 2  
5.0 ± 2  
6.0 ± 2  
7.5 ± 2  
10 ± 2  
12 ± 2  
15 ± 2  
20 ± 2  
25 ± 2  
100Ω  
50Ω, 100Ω, 200Ω  
50Ω, 100Ω, 200Ω  
5.5  
6.5  
8
5
2.0  
3.3  
6.0  
7.8  
9.0  
1.0 ± .3  
2.0 ± .4  
4.0 ± .6  
5.0 ± 1  
6.0 ± 1  
50Ω, 100Ω  
50Ω, 100Ω  
50Ω, 100Ω  
50Ω, 100Ω  
50Ω, 100Ω  
10  
20  
25  
30  
50Ω, 100Ω, 200Ω, 300Ω  
50Ω, 100Ω, 200Ω, 300Ω, 500Ω  
50Ω, 100Ω, 200Ω, 300Ω, 500Ω  
50Ω, 100Ω, 200Ω, 300Ω, 500Ω  
50Ω, 100Ω, 200Ω, 300Ω, 500Ω  
50Ω, 100Ω, 200Ω, 300Ω, 500Ω  
50Ω, 100Ω, 200Ω, 300Ω, 500Ω  
50Ω, 100Ω, 200Ω, 300Ω, 500Ω  
50Ω, 100Ω, 200Ω, 300Ω, 500Ω  
100Ω, 200Ω, 300Ω, 500Ω 100Ω,  
200Ω, 300Ω, 500Ω  
10  
12  
15  
20  
24  
30  
40  
50  
60  
100  
120  
150  
60  
75  
100  
120  
150  
200  
250  
300  
500  
600  
750  
40  
50  
60  
70  
75  
12  
15  
18  
22  
23  
8 ± 1.5  
10 ± 1.8  
12 ± 2  
14 ± 2  
15 ± 3  
50Ω, 100Ω  
50Ω, 100Ω  
50Ω  
50Ω  
50Ω  
30 ± 2  
50 ± 2.5  
60 ± 3  
80  
90  
100  
24  
27  
28  
16 ± 3  
18 ± 3  
20 ± 3  
50Ω  
50Ω  
50Ω  
300Ω, 500Ω  
300Ω, 500Ω  
75 ± 3.75  
P/N DESIGNATION:  
TEST CONDITIONS @25°C  
SP10  
- 10NS - 101 B W  
RCD Type  
Options: as assigned by RCD  
(leave blank if std.)  
Total Delay  
Impedance in 3 digit code: 50R=50Ω,  
101=100Ω, 201=200Ω, 301=300Ω, 501=500Ω,  
Packaging: B=Bulk  
1.) Input test pulse shall have a pulse amplitude of 2.5  
volts, rise time of 2nS, and pulse width of 5X total delay.  
2.) Delay line to be terminated to within 1% of its charac  
teristic impedance.  
3.) Delay time measured from 50% of input pulse to 50%  
of output pulse on leading edge with no loads on output.  
4.) Rise time measured from 10% to 90% of output pulse.  
Termination: W= Lead-free, Q= Tin/Lead (leave blank  
if either is acceptable)  
-
-
-
-
RCD Components Inc, 520 E.Industrial Park Dr, Manchester, NH, USA 03109 rcdcomponents.com Tel: 603 669 0054 Fax: 603 669 5455 Email:sales@rcdcomponents.com  
FA106 Sale of this product is in accordance with GF-061. Specifications subject to change without notice.  
112  
1

中文翻译

下载PDF

与SP10-10NS-501B相关器件

型号 品牌 获取价格 描述 数据表
SP10-10NS-501BQ RCD

获取价格

 		PASSIVE DELAY LINES, TAPPED, SIP PACKAGE
SP10-10NS-501BW RCD

获取价格

 		PASSIVE DELAY LINES, TAPPED, SIP PACKAGE
SP10-10NS-50RB RCD

获取价格

 		PASSIVE DELAY LINES, TAPPED, SIP PACKAGE
SP10-10NS-50RBQ RCD

获取价格

 		PASSIVE DELAY LINES, TAPPED, SIP PACKAGE
SP10-10NS-50RBW RCD

获取价格

 		PASSIVE DELAY LINES, TAPPED, SIP PACKAGE
SP1011 LITTELFUSE

获取价格

 		SP1011 Series 7pF 15kV Unidirectional TVS Array
SP1011-04UTG LITTELFUSE

获取价格

 		Trans Voltage Suppressor Diode, 6V V(RWM), Unidirectional, 4 Element, Silicon, UDFN-6
SP1012-05WTG LITTELFUSE

获取价格

 		Trans Voltage Suppressor Diode, 5V V(RWM), Bidirectional, 5 Element, Silicon,
SP1013-01WTG LITTELFUSE

获取价格

 		Trans Voltage Suppressor Diode, 5V V(RWM), Bidirectional, 1 Element, Silicon,
SP1014-01WTG LITTELFUSE

获取价格

 		TVS DIODE 5V 11V 2FLIPCHIP

与SP10-10NS-501B相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证