5秒后页面跳转
SNJ54CDC341W PDF预览

SNJ54CDC341W

更新时间: 2024-02-10 00:22:14
品牌 Logo 应用领域
德州仪器 - TI 驱动信息通信管理逻辑集成电路
页数 文件大小 规格书
10页 154K
描述
1-Line To 8-Line Clock Driver 20-CFP -55 to 125

SNJ54CDC341W 技术参数

是否无铅: 含铅生命周期:Obsolete
零件包装代码:DFP包装说明:QFF,
针数:20Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.84
系列:CDC输入调节:STANDARD
JESD-30 代码:R-GDFP-F20长度:13.09 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER功能数量:1
反相输出次数:端子数量:20
实输出次数:8最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:CERAMIC, GLASS-SEALED
封装代码:QFF封装形状:RECTANGULAR
封装形式:FLATPACK传播延迟(tpd):7 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):1.9 ns
筛选级别:MIL-PRF-38535座面最大高度:2.54 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:BICMOS温度等级:MILITARY
端子形式:FLAT端子节距:1.27 mm
端子位置:DUAL宽度:6.92 mm
最小 fmax:33 MHzBase Number Matches:1

SNJ54CDC341W 数据手册

 浏览型号SNJ54CDC341W的Datasheet PDF文件第2页浏览型号SNJ54CDC341W的Datasheet PDF文件第3页浏览型号SNJ54CDC341W的Datasheet PDF文件第4页浏览型号SNJ54CDC341W的Datasheet PDF文件第5页浏览型号SNJ54CDC341W的Datasheet PDF文件第6页浏览型号SNJ54CDC341W的Datasheet PDF文件第7页 
SN54CDC341  
1-LINE TO 8-LINE CLOCK DRIVER  
SGAS005A – MARCH 1996 – REVISED JULY 1997  
J OR W PACKAGE  
(TOP VIEW)  
Low Output Skew, Low Pulse Skew for  
Clock-Distribution and Clock-Generation  
Applications  
V
V
CC  
1
2
3
4
5
6
7
8
9
20  
19  
18  
17  
16  
15  
14  
CC  
TTL-Compatible Inputs and Outputs  
1G  
2G  
A
P0  
P1  
1Y1  
1Y2  
GND  
1Y3  
1Y4  
GND  
Distributes One Clock Input to Eight  
Outputs  
Distributed V  
Switching Noise  
and Ground Pins Reduce  
CC  
V
CC  
2Y4  
High-Drive Outputs (48-mA I  
,
OH  
13 2Y1  
12 2Y2  
11 GND  
48-mA I  
)
OL  
2Y3  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
GND 10  
Package Options Include Ceramic  
Flatpacks (W), Ceramic Chip Carriers (FK),  
and Ceramic (J) 300-mil DIPS  
FK PACKAGE  
(TOP VIEW)  
description  
3
2 1 20 19  
The SN54CDC341 is a high-performance clock-  
driver circuit that distributes one (A) input signal to  
eight (Y) outputs with minimum skew for clock  
distribution. Through the use of the control pins  
(1G and 2G), the outputs can be placed in a low  
state regardless of the A input.  
A
P0  
P1  
1Y2  
GND  
1Y3  
1Y4  
GND  
4
5
6
7
8
18  
17  
16  
15  
14  
V
CC  
2Y4  
Thepropagationdelaysareadjustedatthefactory  
using the P0 and P1 pins. These pins are not  
intendedforcustomeruseandshouldbestrapped  
to GND.  
9 10 11 12 13  
The SN54CDC341 is characterized for operation over the full military temperature range of –55°C to 125°C.  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
1G  
X
2G  
X
A
L
1Y11Y4 2Y12Y4  
L
L
L
L
L
L
H
H
H
H
L
H
L
L
H
L
H
H
H
H
H
H
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.  
Copyright 1997, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443  

与SNJ54CDC341W相关器件

型号 品牌 获取价格 描述 数据表
SNJ54CDC341WR TI

获取价格

暂无描述
SNJ54CDC586WD TI

获取价格

3.3-V Phase-Lock-Loop Clock Driver With 3-State Outputs 56-CFP -55 to 125
SNJ54F00FK TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SNJ54F00J TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SNJ54F00W TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SNJ54F02FK TI

获取价格

军用 4 通道、2 输入、4.5V 至 5.5V 双极或非门 | FK | 20 | -5
SNJ54F02FKR TI

获取价格

F/FAST SERIES, QUAD 2-INPUT NOR GATE, CQCC20, CERAMIC, LCC-20
SNJ54F02J TI

获取价格

军用 4 通道、2 输入、4.5V 至 5.5V 双极或非门 | J | 14 | -55
SNJ54F02W TI

获取价格

军用 4 通道、2 输入、4.5V 至 5.5V 双极或非门 | W | 14 | -55
SNJ54F04FK TI

获取价格

HEX INVERTERS