5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 计数器> SNJ54ALS569AW
SNJ54ALS569AW PDF预览

SNJ54ALS569AW

更新时间： 2024-11-24 05:04:39
品牌 Logo 应用领域
德州仪器 - TI 计数器触发器逻辑集成电路输出元件
页数 文件大小 规格书
23页 868K
描述
SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SNJ54ALS569AW 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：DFP
包装说明：DFP, FL20,.3针数：20
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.7
Is Samacsys：N其他特性：TCO OUTPUT; CLOCKED CARRY OUTPUT
计数方向：BIDIRECTIONAL系列：ALS
JESD-30 代码：R-GDFP-F20长度：13.09 mm
负载/预设输入：YES逻辑集成电路类型：BINARY COUNTER
工作模式：SYNCHRONOUS位数：4
功能数量：1端子数量：20
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE封装主体材料：CERAMIC, GLASS-SEALED
封装代码：DFP封装等效代码：FL20,.3
封装形状：RECTANGULAR封装形式：FLATPACK
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
传播延迟（tpd）：21 ns认证状态：Not Qualified
筛选级别：MIL-PRF-38535座面最大高度：2.54 mm
子类别：Counters最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：TTL
温度等级：MILITARY端子形式：FLAT
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED触发器类型：POSITIVE EDGE
宽度：6.92 mm最小 fmax：22 MHz
Base Number Matches：1

SNJ54ALS569AW 数据手册

 浏览型号SNJ54ALS569AW的Datasheet PDF文件第2页浏览型号SNJ54ALS569AW的Datasheet PDF文件第3页浏览型号SNJ54ALS569AW的Datasheet PDF文件第4页浏览型号SNJ54ALS569AW的Datasheet PDF文件第5页浏览型号SNJ54ALS569AW的Datasheet PDF文件第6页浏览型号SNJ54ALS569AW的Datasheet PDF文件第7页 
SN54ALS569A, SN74ALS568A, SN74ALS569A  
SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS  
WITH 3-STATE OUTPUTS  
SDAS229A – APRIL 1982 – REVISED JANUARY 1995  
SN54ALS569A . . . J PACKAGE  
SN74ALS568A, SN74ALS569A . . . DW OR N PACKAGE  
(TOP VIEW)  
• 3-State Q Outputs Drive Bus Lines Directly  
• Counter Operation Independent of 3-State  
Output  
• Fully Synchronous Clear, Count, and Load  
• Asynchronous Clear Is Also Provided  
• Fully Cascadable  
• Package Options Include Plastic  
Small-Outline (DW) Packages, Ceramic  
Chip Carriers (FK), and Standard Plastic (N)  
and Ceramic (J) 300-mil DIPs  
U/D  
CLK  
A
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
RCO  
CCO  
OE  
B
C
D
Q
A
Q
B
ENP  
ACLR  
SCLR  
GND  
Q
C
Q
D
12 ENT  
description  
11  
LOAD  
The SN74ALS568A decade counter and  
′ALS569A binary counters are programmable,  
count up or down, and offer both synchronous and  
asynchronous clearing. All synchronous functions  
are executed on the positive-going edge of the  
clock (CLK) input.  
SN54ALS569A . . . FK PACKAGE  
(TOP VIEW)  
The clear function is initiated by applying a low  
level to either asynchronous clear (ACLR) or  
synchronousclear(SCLR). Asynchronous(direct)  
clearing overrides all other functions of the device,  
while synchronous clearing overrides only the  
other synchronous functions. Data is loaded from  
the A, B, C, and D inputs by holding load (LOAD)  
low during a positive-going clock transition. The  
counting function is enabled only when enable P  
(ENP) and enable T (ENT) are low and ACLR,  
SCLR, and LOAD are high. The up/down (U/D)  
input controls the direction of the count. These  
counters count up when U/D is high and count  
down when U/D is low.  
3
2
1
20 19  
18  
CCO  
OE  
B
C
4
5
6
7
8
17  
16  
15  
14  
Q
D
A
Q
B
ENP  
ACLR  
Q
C
9 10 11 12 13  
A high level at the output-enable (OE) input forces the Q outputs into the high-impedance state, and a low level  
enables those outputs. Counting is independent of OE. ENT is fed forward to enable the ripple-carry output  
(RCO) to produce a low-level pulse while the count is zero (all Q outputs low) when counting down or maximum  
(9 or 15) when counting up. The clocked carry output (CCO) produces a low-level pulse for a duration equal to  
that of the low level of the clock when RCO is low and the counter is enabled (both ENP and ENT are low);  
otherwise, CCO is high. CCO does not have the glitches commonly associated with a ripple-carry output.  
Cascading is normally accomplished by connecting RCO or CCO of the first counter to ENT of the next counter.  
However, for very high-speed counting, RCO should be used for cascading since CCO does not become active  
until the clock returns to the low level.  
The SN54ALS569A is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74ALS568A and SN74ALS569A are characterized for operation from 0°C to 70°C.  
Copyright 1995, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...23

中文翻译

下载PDF

与SNJ54ALS569AW相关器件

型号 品牌 获取价格 描述 数据表
SNJ54ALS569FH TI

获取价格

 		IC,COUNTER,UP/DOWN,4-BIT BINARY,ALS-TTL,LLCC,20PIN,CERAMIC
SNJ54ALS573AJ TI

获取价格

 		IC,LATCH,SINGLE,8-BIT,ALS-TTL,DIP,20PIN,CERAMIC
SNJ54ALS573BFK TI

获取价格

 		ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, CQCC20
SNJ54ALS573BJ ROCHESTER

获取价格

 		Bus Driver, ALS Series, 1-Func, 8-Bit, True Output, TTL, CDIP20,
SNJ54ALS573CFK TI

获取价格

 		OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SNJ54ALS573CJ TI

获取价格

 		OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SNJ54ALS573CW TI

获取价格

 		OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SNJ54ALS573J TI

获取价格

 		IC,LATCH,SINGLE,8-BIT,ALS-TTL,DIP,20PIN,CERAMIC
SNJ54ALS573J-00 TI

获取价格

 		ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20
SNJ54ALS574AFK ROCHESTER

获取价格

 		Bus Driver, ALS Series, 1-Func, 8-Bit, True Output, TTL, CQCC20,

与SNJ54ALS569AW相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证