5秒后页面跳转
SNJ54ACT11030J PDF预览

SNJ54ACT11030J

更新时间: 2024-11-18 14:44:55
品牌 Logo 应用领域
德州仪器 - TI 输入元件逻辑集成电路触发器
页数 文件大小 规格书
5页 63K
描述
ACT SERIES, 8-INPUT NAND GATE, CDIP14, 0.300 INCH, CERAMIC, DIP-14

SNJ54ACT11030J 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP14,.3
针数:14Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.75
系列:ACTJESD-30 代码:R-GDIP-T14
长度:19.56 mm逻辑集成电路类型:NAND GATE
功能数量:1输入次数:8
端子数量:14最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装等效代码:DIP14,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):9.3 ns
认证状态:Not Qualified施密特触发器:NO
筛选级别:38535Q/M;38534H;883B座面最大高度:5.08 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm
Base Number Matches:1

SNJ54ACT11030J 数据手册

 浏览型号SNJ54ACT11030J的Datasheet PDF文件第2页浏览型号SNJ54ACT11030J的Datasheet PDF文件第3页浏览型号SNJ54ACT11030J的Datasheet PDF文件第4页浏览型号SNJ54ACT11030J的Datasheet PDF文件第5页 
54ACT11030, 74ACT11030  
8-INPUT POSITIVE-NAND GATES  
SCLS050 – MARCH 1987 – REVISED APRIL 1993  
54ACT11030 . . . J PACKAGE  
74ACT11030 . . . D OR N PACKAGE  
(TOP VIEW)  
Inputs Are TTL-Voltage Compatible  
Flow-Through Architecture Optimizes  
PCB Layout  
Center-Pin V  
and GND Configurations  
Minimize High-Speed Switching Noise  
CC  
C
B
A
D
E
F
V
NC  
G
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
EPIC (Enhanced-Performance Implanted  
CMOS) 1-µm Process  
GND  
Y
NC  
NC  
CC  
500-mA Typical Latch-Up Immunity  
at 125°C  
H
8
Package Options Include Plastic  
Small-Outline Packages, Ceramic Chip  
Carriers, and Standard Plastic and Ceramic  
300-mil DIPs  
54ACT11030 . . . FK PACKAGE  
(TOP VIEW)  
description  
Thesedevicescontainasingle8-inputNANDgate  
and perform the following Boolean functions in  
positive logic:  
3
2
1
20 19  
18  
G
D
NC  
C
4
5
6
7
8
17  
16  
15  
14  
NC  
H
Y = A B C D E F G H or  
Y = A + B + C + D + E + F + G + H  
NC  
NC  
NC  
B
9 10 11 12 13  
The 54ACT11030 is characterized for operation  
over the full military temperature range of 55°C  
to 125°C. The 74ACT11030 is characterized for  
operation from 40°C to 85°C.  
NC – No internal connection  
FUNCTION TABLE  
INPUTS  
A THRU H  
OUTPUT  
Y
All inputs H  
L
One or more inputs L  
H
logic symbol  
logic diagram (positive logic)  
3
A
3
A
&
2
2
B
B
1
1
C
C
14  
D
14  
D
5
5
Y
13  
E
13  
E
Y
12  
F
12  
F
9
9
G
G
8
8
H
H
This symbol is in accordance with ANSI/IEEE Std 91-1984  
and IEC Publication 617-12.  
Pin numbers shown are for the D, J, and N packages.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1993, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
2–1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SNJ54ACT11030J相关器件

型号 品牌 获取价格 描述 数据表
SNJ54ACT11032FK ROCHESTER

获取价格

IC,LOGIC GATE,QUAD 2-INPUT OR,ACT-CMOS,LLCC,20PIN,CERAMIC
SNJ54ACT11032J TI

获取价格

IC,LOGIC GATE,QUAD 2-INPUT OR,ACT-CMOS,DIP,16PIN,CERAMIC
SNJ54ACT11034FK TI

获取价格

IC,LOGIC GATE,HEX BUFFER,ACT-CMOS,LLCC,20PIN,CERAMIC
SNJ54ACT11034J TI

获取价格

IC,LOGIC GATE,HEX BUFFER,ACT-CMOS,DIP,20PIN,CERAMIC
SNJ54ACT11074J ROCHESTER

获取价格

IC,FLIP-FLOP,DUAL,D TYPE,ACT-CMOS,DIP,14PIN,CERAMIC
SNJ54ACT11074J TI

获取价格

IC,FLIP-FLOP,DUAL,D TYPE,ACT-CMOS,DIP,14PIN,CERAMIC
SNJ54ACT11109FK TI

获取价格

ACT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, L
SNJ54ACT11109FKR TI

获取价格

ACT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, L
SNJ54ACT11109J TI

获取价格

ACT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, C
SNJ54ACT11112J TI

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,ACT-CMOS,DIP,16PIN,CERAMIC