Datasheet > SN74LVC2G14DCKR

SN74LVC2G14DCKR

更新时间： 2024-11-19 17:14:59

品牌	Logo	应用领域
友台半导体 - UMW		逻辑集成电路
页数	文件大小	规格书
9页	789K
描述
逻辑集成电路

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LVC2G14DCKR 数据手册

UMW

SN74LVC2G14

General Description

Features

The SN74LVC2G14 is a high performance

dual inverter with Schmitt−Trigger inputs operating

from a 1.65 to 5.5 V supply. Pin configuration and

function are the same as the SN74LVC2G04, but

the inputs have hysteresis and, with its Schmitt

trigger function, the SN74LVC2G14 can be used

as a line receiver which will receive slow input

signals.

The SN74LVC2G14 is capable of transforming

slowly changing input signals into sharply defined,

jitter−free output signals. In addition, it has a

greater noise margin than conventional inverters.

The SN74LVC2G14 has hysteresis between

● Designed for 1.65V to 5.5V V Operation

● Over Voltage Tolerant Inputs and Outputs

● LVTTL Compatible − Interface Capability with

5 V TTL Logic with V_CC= 3V

● LVCMOS Compatible

● 24 mA Balanced Output Sink and Source Capability

● Near Zero Static Supply Current Substantially Reduces

System Power Requirements

● Current Drive Capability is 24 mA at the Outputs

● Chip Complexity: FET = 72

● These Devices are Pb−Free and are RoHS Compliant

the positive−going and the negative−going input

thresholds (typically 1V) which is determined

internally by transistor radios and is essentially

insensitive to temperature and supply voltage

variations.

Pin Configuration

www.umw-ic.com

UTD Semiconductor Co.,Limited

12 3 4 5 6 7...9

中文翻译

下载PDF

与 SN74LVC2G14DCKR相关器件

型号	品牌	获取价格	描述	数据表
SN74LVC2G17DBVR	UMW	获取价格	逻辑集成电路
SN74LVC2G17DCKR	UMW	获取价格	逻辑集成电路
SN74LVC2G34DBVR	UMW	获取价格	逻辑集成电路
SN74LVC2G34DCKR	UMW	获取价格	逻辑集成电路
#A914BY-101M=P3	MURATA	获取价格
#A914BYW-100M=P3	MURATA	获取价格
#A914BYW-150M=P3	MURATA	获取价格
#A914BYW-1R2M=P3	MURATA	获取价格
#A914BYW-220M=P3	MURATA	获取价格
#A914BYW-2R2M=P3	MURATA	获取价格