5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN74LVC161284DGGR
SN74LVC161284DGGR PDF预览

SN74LVC161284DGGR

更新时间： 2024-11-04 04:02:07
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
12页 206K
描述
19-BIT BUS INTERFACE

阅读下载

中文翻译

获取价格

SN74LVC161284DGGR 数据手册

 浏览型号SN74LVC161284DGGR的Datasheet PDF文件第2页浏览型号SN74LVC161284DGGR的Datasheet PDF文件第3页浏览型号SN74LVC161284DGGR的Datasheet PDF文件第4页浏览型号SN74LVC161284DGGR的Datasheet PDF文件第5页浏览型号SN74LVC161284DGGR的Datasheet PDF文件第6页浏览型号SN74LVC161284DGGR的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈꢇ ꢉꢊ ꢃ  
ꢇ ꢋ ꢌꢍꢎ ꢏ ꢍꢐꢀ ꢎꢁ ꢏꢑ ꢒꢓꢔ ꢆꢑ  
SCAS583J − NOVEMBER 1996 − REVISED FEBRUARY 2005  
DGG OR DL PACKAGE  
(TOP VIEW)  
D
D
D
1.4-kΩ Pullup Resistors Integrated on All  
Open-Drain Outputs Eliminate the Need for  
Discrete Resistors  
HD  
A9  
1
48 DIR  
47 Y9  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
2
A10  
A11  
A12  
A13  
3
46 Y10  
45 Y11  
4
Designed for the IEEE Std 1284-I (Level 1  
Type) and IEEE Std 1284-II (Level 2 Type)  
Electrical Specifications  
5
44  
Y12  
6
43 Y13  
7
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
V
V
CABLE  
CC  
CC  
A1  
D
D
Flow-Through Architecture Optimizes PCB  
Layout  
8
B1  
B2  
GND  
B3  
B4  
B5  
B6  
GND  
B7  
B8  
9
A2  
GND  
A3  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) and Thin-Shrink  
Small-Outline (DGG) Packages  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
A4  
A5  
A6  
description/ordering information  
GND  
A7  
The SN74LVC161284 is designed for 3-V to 3.6-V  
V
operation.  
This  
device  
provides  
CC  
A8  
asynchronous two-way communication between  
data buses. The control-function implementation  
minimizes external timing requirements.  
V
V
CABLE  
CC  
CC  
PERI LOGIC IN  
PERI LOGIC OUT  
C14  
C15  
C16  
A14  
A15  
A16  
A17  
This device has eight bidirectional bits; data can  
flow in the A-to-B direction when DIR is high and  
in the B-to-A direction when DIR is low. This  
device also has five drivers, which drive the cable  
side, and four receivers. The SN74LVC161284  
has one receiver dedicated to the HOST LOGIC  
line and a driver to drive the PERI LOGIC line.  
C17  
HOST LOGIC OUT  
HOST LOGIC IN  
The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in  
a totem-pole configuration, and in an open-drain configuration when HD is low. This meets the drive  
requirements as specified in the IEEE Std 1284-I (level 1 type) and IEEE Std 1284-II (level 2 type) parallel  
peripheral-interface specifications. Except for HOST LOGIC IN and PERI LOGIC OUT, all cable-side pins have  
a 1.4-kΩ integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low  
state or if the output voltage is above V  
CABLE. If V  
CABLE is off, PERI LOGIC OUT is set to low.  
CC  
CC  
The device has two supply voltages. V  
is designed for 3-V to 3.6-V operation. V  
CABLE supplies the inputs  
CC  
CC  
and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even  
when V CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.  
CC  
The SN74LVC161284 is characterized for operation from 0°C to 70°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢕ
ꢕ
ꢒ
ꢖ
ꢧ
ꢗ
ꢢ
ꢐ
ꢆ
ꢠ
ꢏ
ꢡ
ꢎ
ꢛ
ꢖ
ꢙ
ꢁ
ꢚ
ꢗ
ꢔ
ꢏ
ꢔ
ꢘ
ꢙ
ꢣ
ꢚ
ꢛ
ꢡ
ꢜ
ꢝ
ꢞ
ꢞ
ꢟ
ꢟ
ꢘ
ꢘ
ꢛ
ꢛ
ꢙ
ꢙ
ꢘ
ꢠ
ꢠ
ꢤ
ꢡ
ꢢ
ꢜ
ꢜ
ꢣ
ꢣ
ꢙ
ꢟ
ꢞ
ꢝ
ꢠ
ꢠ
ꢛ
ꢚ
ꢤ
ꢏꢣ  
ꢢ
ꢥ
ꢠ
ꢦ
ꢘ
ꢡ
ꢞ
ꢠ
ꢟ
ꢘ
ꢟ
ꢛ
ꢜ
ꢙ
ꢢ
ꢧ
ꢞ
ꢙ
ꢟ
ꢟ
ꢣ
ꢠ
ꢨ
Copyright 2005 Texas Instruments Incorporated  
ꢜ
ꢛ
ꢡ
ꢟ
ꢛ
ꢜ
ꢝ
ꢟ
ꢛ
ꢠ
ꢤ
ꢘ
ꢚ
ꢘ
ꢡ
ꢣ
ꢜ
ꢟ
ꢩ
ꢟ
ꢣ
ꢜ
ꢛ
ꢚ
ꢪ
ꢞ
ꢎ
ꢙ
ꢝ
ꢣ
ꢠ
ꢟ
ꢞ
ꢙ
ꢧ
ꢞ
ꢜ
ꢧ
ꢫ
ꢞ
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ  
ꢜ
ꢜ
ꢞ
ꢙ
ꢟ
ꢬ
ꢨ
ꢕ
ꢜ
ꢛ
ꢧ
ꢢ
ꢡ
ꢟ
ꢘ
ꢛ
ꢙ
ꢤ
ꢜ
ꢛ
ꢡ
ꢣ
ꢠ
ꢠ
ꢘ
ꢙ
ꢭ
ꢧ
ꢛ
ꢣ
ꢠ
ꢙ
ꢛ
ꢟ
ꢙ
ꢣ
ꢡ
ꢣ
ꢠ
ꢠ
ꢞ
ꢜ
ꢘ
ꢦ
ꢬ
ꢘ
ꢙ
ꢡ
ꢦ
ꢢ
ꢧ
ꢣ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...12

中文翻译

下载PDF

SN74LVC161284DGGR 替代型号

型号 品牌 替代类型 描述 数据表
74LVC161284DGGRG4 TI

类似代替

 19-BIT BUS INTERFACE
SN74LVCE161284DGGR TI

类似代替

 19 BIT IEEE 1284 TRANSLATION TRANSCEIVER WITH ERROR FREE POWER UP
SN74LVCZ161284AGR TI

类似代替

 19-BIT IEEE 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

与SN74LVC161284DGGR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC161284DL TI

获取价格

 		19-BIT BUS INTERFACE
SN74LVC161284DLG4 TI

获取价格

 		19-BIT BUS INTERFACE
SN74LVC161284DLR TI

获取价格

 		19-BIT BUS INTERFACE
SN74LVC162244 TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVC162244A TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVC162244A_07 TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVC162244A_08 TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVC162244ADGGR TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVC162244ADGVR TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVC162244ADL TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

与SN74LVC161284DGGR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证