5秒后页面跳转
SN74LS74AN PDF预览

SN74LS74AN

更新时间: 2024-10-01 20:12:47
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
3页 77K
描述
D Flip-Flop, LS Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, TTL, PDIP14, PLASTIC, DIP-14

SN74LS74AN 技术参数

是否Rohs认证: 不符合生命周期:Transferred
零件包装代码:DIP包装说明:DIP, DIP14,.3
针数:14Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.3
Is Samacsys:N系列:LS
JESD-30 代码:R-PDIP-T14JESD-609代码:e0
长度:18.86 mm负载电容(CL):15 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:25000000 Hz
最大I(ol):0.008 A位数:1
功能数量:2端子数量:14
最高工作温度:70 °C最低工作温度:
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP14,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):8 mA传播延迟(tpd):40 ns
认证状态:Not Qualified座面最大高度:4.69 mm
子类别:FF/Latches最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:25 MHzBase Number Matches:1

SN74LS74AN 数据手册

 浏览型号SN74LS74AN的Datasheet PDF文件第2页浏览型号SN74LS74AN的Datasheet PDF文件第3页 
SN54/74LS74A  
DUAL D-TYPE POSITIVE  
EDGE-TRIGGERED FLIP-FLOP  
The SN54/74LS74A dual edge-triggered flip-flop utilizes Schottky TTL cir-  
cuitry to produce high speed D-type flip-flops. Each flip-flop has individual  
clear and set inputs, and also complementary Q and Q outputs.  
Information at input D is transferred to the Q output on the positive-going  
edge of the clock pulse. Clock triggering occurs at a voltage level of the clock  
pulse and is not directly related to the transition time of the positive-going  
pulse. When the clock input is at either the HIGH or the LOW level, the D input  
signal has no effect.  
DUAL D-TYPE POSITIVE  
EDGE-TRIGGERED FLIP-FLOP  
LOW POWER SCHOTTKY  
J SUFFIX  
CERAMIC  
LOGIC DIAGRAM (Each Flip-Flop)  
CASE 632-08  
14  
1
SET (S  
)
D
4 (10)  
Q
5 (9)  
CLEAR (CD)  
1 (13)  
N SUFFIX  
PLASTIC  
CASE 646-06  
CLOCK  
3 (11)  
14  
Q
6 (8)  
1
D
2 (12)  
D SUFFIX  
SOIC  
CASE 751A-02  
14  
1
ORDERING INFORMATION  
SN54LSXXJ  
SN74LSXXN  
SN74LSXXD  
Ceramic  
Plastic  
SOIC  
MODE SELECT — TRUTH TABLE  
INPUTS  
OUTPUTS  
OPERATING MODE  
S
D
S
D
D
Q
Q
Set  
L
H
L
H
H
H
L
L
H
H
X
X
X
h
l
H
L
H
H
L
L
H
H
L
LOGIC SYMBOL  
Reset (Clear)  
*Undetermined  
Load “1” (Set)  
Load “0” (Reset)  
4
10  
H
S
S
D
D
5
6
9
8
2
3
D
Q
Q
12  
11  
D
Q
Q
* Both outputs will be HIGH while both S and C are LOW, but the output states are unpredictable  
D
D
if S and C goHIGHsimultaneously. If the levels at the set and clear are near V maximumthen  
D
D
IL  
CP  
CP  
we cannot guarantee to meet the minimum level for V  
.
OH  
H, h = HIGH Voltage Level  
L, I = LOW Voltage Level  
X = Don’t Care  
C
C
D
D
1
13  
i, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time  
i, h (q) = prior to the HIGH to LOW clock transition.  
V
= PIN 14  
CC  
GND = PIN 7  
FAST AND LS TTL DATA  
5-72  

与SN74LS74AN相关器件

型号 品牌 获取价格 描述 数据表
SN74LS74AN3 ROCHESTER

获取价格

D Flip-Flop, LS Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, TTL,
SN74LS74AN3 TI

获取价格

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN74LS74AND MOTOROLA

获取价格

D Flip-Flop, LS Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, TTL,
SN74LS74ANDS MOTOROLA

获取价格

LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14, PLASTIC
SN74LS74ANE4 TI

获取价格

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN74LS74ANE4 ROCHESTER

获取价格

D Flip-Flop, LS Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, TTL,
SN74LS74ANP1 TI

获取价格

JBAR-KBAR FLIP-FLOP
SN74LS74ANP3 ROCHESTER

获取价格

D Flip-Flop, LS Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, TTL,
SN74LS74ANS MOTOROLA

获取价格

LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14, PLASTIC
SN74LS74ANSR ROCHESTER

获取价格

D Flip-Flop, LS Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, TTL,