SN74LS74D

更新时间： 2024-01-24 10:18:08

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		触发器
页数	文件大小	规格书
3页	77K
描述
DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LS74D 数据手册

SN54/74LS74A

DUAL D-TYPE POSITIVE

EDGE-TRIGGERED FLIP-FLOP

The SN54/74LS74A dual edge-triggered flip-flop utilizes Schottky TTL cir-

cuitry to produce high speed D-type flip-flops. Each flip-flop has individual

clear and set inputs, and also complementary Q and Q outputs.

Information at input D is transferred to the Q output on the positive-going

edge of the clock pulse. Clock triggering occurs at a voltage level of the clock

pulse and is not directly related to the transition time of the positive-going

pulse. When the clock input is at either the HIGH or the LOW level, the D input

signal has no effect.

DUAL D-TYPE POSITIVE

EDGE-TRIGGERED FLIP-FLOP

LOW POWER SCHOTTKY

J SUFFIX

CERAMIC

LOGIC DIAGRAM (Each Flip-Flop)

CASE 632-08

SET (S

)

4 (10)

5 (9)

CLEAR (CD)

1 (13)

N SUFFIX

PLASTIC

CASE 646-06

CLOCK

3 (11)

6 (8)

2 (12)

D SUFFIX

SOIC

CASE 751A-02

ORDERING INFORMATION

SN54LSXXJ

SN74LSXXN

SN74LSXXD

Ceramic

Plastic

SOIC

MODE SELECT — TRUTH TABLE

INPUTS

OUTPUTS

OPERATING MODE

Set

LOGIC SYMBOL

Reset (Clear)

*Undetermined

Load “1” (Set)

Load “0” (Reset)

* Both outputs will be HIGH while both S and C are LOW, but the output states are unpredictable

if S and C goHIGHsimultaneously. If the levels at the set and clear are near V maximumthen

we cannot guarantee to meet the minimum level for V

H, h = HIGH Voltage Level

L, I = LOW Voltage Level

X = Don’t Care

i, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time

i, h (q) = prior to the HIGH to LOW clock transition.

= PIN 14

GND = PIN 7

FAST AND LS TTL DATA

5-72

12 3

中文翻译

下载PDF

与SN74LS74D相关器件

型号	品牌	获取价格	描述	数据表
SN74LS74J	ROCHESTER	获取价格	D Flip-Flop
SN74LS74N	MOTOROLA	获取价格	DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP
SN74LS74N	ONSEMI	获取价格	LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, INVERTED OUTPUT, PDIP14, PLASTIC, DIP
SN74LS74N	TI	获取价格	D FLIP-FLOP
SN74LS74N3	ROCHESTER	获取价格	D Flip-Flop
SN74LS74N3	TI	获取价格	IC JBAR-KBAR FLIP-FLOP, FF/Latch
SN74LS74NP3	ROCHESTER	获取价格	D Flip-Flop
SN74LS74NP3	TI	获取价格	IC JBAR-KBAR FLIP-FLOP, FF/Latch
SN74LS75	MOTOROLA	获取价格	4-BIT D LATCH LOW POWER SCHOTTKY
SN74LS75	FREESCALE	获取价格	4-BIT D LATCH LOW POWER SCHOTTKY