5秒后页面跳转
SN74LS175JDS PDF预览

SN74LS175JDS

更新时间: 2024-02-04 07:46:39
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
5页 174K
描述
LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CERAMIC, DIP-16

SN74LS175JDS 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP16,.3针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.07Is Samacsys:N
系列:LSJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:10.3 mm
负载电容(CL):15 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:30000000 Hz最大I(ol):0.008 A
湿度敏感等级:1位数:4
功能数量:1端子数量:16
最高工作温度:70 °C最低工作温度:
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TR峰值回流温度(摄氏度):260
电源:5 V最大电源电流(ICC):18 mA
Prop。Delay @ Nom-Sup:25 ns传播延迟(tpd):25 ns
认证状态:Not Qualified座面最大高度:2 mm
子类别:FF/Latches最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:5.3 mm
最小 fmax:30 MHzBase Number Matches:1

SN74LS175JDS 数据手册

 浏览型号SN74LS175JDS的Datasheet PDF文件第2页浏览型号SN74LS175JDS的Datasheet PDF文件第3页浏览型号SN74LS175JDS的Datasheet PDF文件第4页浏览型号SN74LS175JDS的Datasheet PDF文件第5页 
SN54/74LS175  
QUAD D FLIP-FLOP  
The LSTTL/MSI SN54/74LS175 is a high speed Quad D Flip-Flop. The  
device is useful for general flip-flop requirements where clock and clear inputs  
are common. The information on the D inputs is stored during the LOW to  
HIGH clock transition. Both true and complemented outputs of each flip-flop  
are provided. A Master Reset input resets all flip-flops, independent of the  
Clock or D inputs, when LOW.  
QUAD D FLIP-FLOP  
The LS175 is fabricated with the Schottky barrier diode process for high  
speed and is completely compatible with all Motorola TTL families.  
LOW POWER SCHOTTKY  
Edge-Triggered D-Type Inputs  
Buffered-Positive Edge-Triggered Clock  
Clock to Output Delays of 30 ns  
Asynchronous Common Reset  
True and Complement Output  
Input Clamp Diodes Limit High Speed Termination Effects  
J SUFFIX  
CERAMIC  
CASE 620-09  
CONNECTION DIAGRAM DIP (TOP VIEW)  
16  
1
NOTE:  
N SUFFIX  
PLASTIC  
CASE 648-08  
The Flatpak version  
has the same pinouts  
(Connection Diagram) as  
the Dual In-Line Package.  
16  
1
D SUFFIX  
SOIC  
CASE 751B-03  
PIN NAMES  
LOADING (Note a)  
16  
1
HIGH  
LOW  
D D  
0
Data Inputs  
0.5 U.L.  
0.5 U.L.  
0.5 U.L.  
10 U.L.  
10 U.L.  
0.25 U.L.  
0.25 U.L.  
0.25 U.L.  
5 (2.5) U.L.  
5 (2.5) U.L.  
3
CP  
Clock (Active HIGH Going Edge) Input  
Master Reset (Active LOW) Input  
True Outputs (Note b)  
ORDERING INFORMATION  
MR  
SN54LSXXXJ  
Ceramic  
Q Q  
0
3
3
SN74LSXXXN Plastic  
SN74LSXXXD SOIC  
Q Q  
Complemented Outputs (Note b)  
0
NOTES:  
a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.  
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)  
b. Temperature Ranges.  
LOGIC SYMBOL  
LOGIC DIAGRAM  
FAST AND LS TTL DATA  
5-327  

与SN74LS175JDS相关器件

型号 品牌 获取价格 描述 数据表
SN74LS175JP4 TI

获取价格

IC JBAR-KBAR FLIP-FLOP, FF/Latch
SN74LS175JS MOTOROLA

获取价格

D Flip-Flop, LS Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, TTL,
SN74LS175M ONSEMI

获取价格

LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, EIAJ, SOP-16
SN74LS175N MOTOROLA

获取价格

QUAD D FLIP-FLOP
SN74LS175N ONSEMI

获取价格

LOW POWER SCHOTTKY
SN74LS175N TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74LS175N-10 TI

获取价格

LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
SN74LS175N3 TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74LS175ND MOTOROLA

获取价格

LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, PLASTIC, DIP
SN74LS175NDS MOTOROLA

获取价格

LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, PLASTIC, DIP