5秒后页面跳转
SN74HCT373PWTG4 PDF预览

SN74HCT373PWTG4

更新时间: 2024-11-20 15:52:15
品牌 Logo 应用领域
德州仪器 - TI 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
21页 1124K
描述
Octal Transparent D-Type Latches With 3-State Outputs 20-TSSOP -40 to 85

SN74HCT373PWTG4 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP, TSSOP20,.25
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.62
Is Samacsys:N系列:HCT
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:6.5 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.006 A
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TR峰值回流温度(摄氏度):260
电源:5 VProp。Delay @ Nom-Sup:44 ns
传播延迟(tpd):65 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

SN74HCT373PWTG4 数据手册

 浏览型号SN74HCT373PWTG4的Datasheet PDF文件第2页浏览型号SN74HCT373PWTG4的Datasheet PDF文件第3页浏览型号SN74HCT373PWTG4的Datasheet PDF文件第4页浏览型号SN74HCT373PWTG4的Datasheet PDF文件第5页浏览型号SN74HCT373PWTG4的Datasheet PDF文件第6页浏览型号SN74HCT373PWTG4的Datasheet PDF文件第7页 
SN54HCT373, SN74HCT373  
OCTAL TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
SCLS009D – MARCH 1984 – REVISED AUGUST 2003  
SN54HCT373 . . .J OR W PACKAGE  
SN74HCT373 . . .DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)  
Operating Voltage Range of 4.5 V to 5.5 V  
High-Current 3-State True Outputs Can  
Drive Up To 15 LSTTL Loads  
Low Power Consumption, 80-µA Max I  
Typical t = 21 ns  
pd  
6-mA Output Drive at 5 V  
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
8Q  
8D  
1
2
3
4
5
6
7
8
9
20  
19  
18  
CC  
17 7D  
16 7Q  
15 6Q  
Low Input Current of 1 µA Max  
Inputs Are TTL-Voltage Compatible  
Eight High-Current Latches in a Single  
Package  
14  
6D  
13 5D  
12 5Q  
11 LE  
Full Parallel Access for Loading  
GND 10  
description/ordering information  
SN54HCT373 . . .FK PACKAGE  
(TOP VIEW)  
These 8-bit latches feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. They are  
particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
3
2
1
20 19  
18  
8D  
7D  
7Q  
2D  
2Q  
3Q  
3D  
4D  
4
5
6
7
8
17  
16  
The eight latches of the ’HCT373 devices are  
transparent  
D-type  
latches.  
While  
the  
15 6Q  
14  
9 10 11 12 13  
latch-enable (LE) input is high, the Q outputs  
follow the data (D) inputs. When LE is taken low,  
the Q outputs are latched at the levels that were  
set up at the D inputs.  
6D  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP – N  
Tube of 20  
Tube of 25  
Reel of 2000  
Reel of 2000  
Reel of 2000  
Tube of 70  
Reel of 2000  
Reel of 250  
Tube of 20  
Tube of 85  
Tube of 55  
SN74HCT373N  
SN74HCT373N  
SN74HCT373DW  
SN74HCT373DWR  
SN74HCT373NSR  
SN74HCT373DBR  
SN74HCT373PW  
SN74HCT373PWR  
SN74HCT373PWT  
SNJ54HCT373J  
SOIC – DW  
HCT373  
SOP – NS  
HCT373  
HT373  
–40°C to 85°C  
SSOP – DB  
TSSOP – PW  
HT373  
CDIP – J  
CFP – W  
LCCC – FK  
SNJ54HCT373J  
SNJ54HCT373W  
–55°C to 125°C  
SNJ54HCT373W  
SNJ54HCT373FK  
SNJ54HCT373FK  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74HCT373PWTG4 替代型号

型号 品牌 替代类型 描述 数据表
SN74HCT373PWR TI

完全替代

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HCT373PW TI

类似代替

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

与SN74HCT373PWTG4相关器件

型号 品牌 获取价格 描述 数据表
SN74HCT374 TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74HCT374DBR TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74HCT374DBRE4 TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74HCT374DBRG4 TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74HCT374DW TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74HCT374DW3 TI

获取价格

IC,FLIP-FLOP,OCTAL,D TYPE,HCT-CMOS,SOP,20PIN,PLASTIC
SN74HCT374DWE4 TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74HCT374DWG4 TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74HCT374DWR TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74HCT374DWRE4 TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS