5秒后页面跳转
捷配首页

Datasheet > SN74HC540N-10
SN74HC540N-10 PDF预览

SN74HC540N-10

更新时间： 2024-11-02 14:31:11
品牌 Logo 应用领域
德州仪器 - TI 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
19页 1087K
描述
HC/UH SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDIP20

阅读下载

中文翻译

获取价格

SN74HC540N-10 技术参数

生命周期：Obsolete包装说明：DIP,
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.12其他特性：WITH DUAL OUTPUT ENABLE
系列：HC/UHJESD-30 代码：R-PDIP-T20
长度：24.325 mm负载电容（CL）：150 pF
逻辑集成电路类型：BUS DRIVER位数：8
功能数量：1端口数量：2
端子数量：20最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：INVERTED封装主体材料：PLASTIC/EPOXY
封装代码：DIP封装形状：RECTANGULAR
封装形式：IN-LINE传播延迟（tpd）：38 ns
认证状态：Not Qualified座面最大高度：5.08 mm
最大供电电压 (Vsup)：6 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：CMOS温度等级：INDUSTRIAL
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL宽度：7.62 mm
Base Number Matches：1

SN74HC540N-10 数据手册

 浏览型号SN74HC540N-10的Datasheet PDF文件第2页浏览型号SN74HC540N-10的Datasheet PDF文件第3页浏览型号SN74HC540N-10的Datasheet PDF文件第4页浏览型号SN74HC540N-10的Datasheet PDF文件第5页浏览型号SN74HC540N-10的Datasheet PDF文件第6页浏览型号SN74HC540N-10的Datasheet PDF文件第7页 
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢂ
ꢃ
ꢆ
ꢇ
ꢀ
ꢁ
ꢈ
ꢉ ꢅꢊꢋꢌ ꢍꢎꢏ ꢏ ꢐꢑꢀ ꢋꢁꢒ ꢌ ꢓꢁꢐ ꢒ ꢑꢓ ꢔ ꢐꢑ  
ꢃ
ꢄ
ꢅ
ꢂ
ꢃ
ꢆ
ꢀ
ꢀ
ꢕ
ꢓ
ꢊ
ꢄ
ꢖ
ꢗ
ꢀ
ꢊ
ꢋ
ꢊ
ꢐ
ꢉ
ꢎ
ꢊ
ꢘ
ꢎ
ꢊ
SCLS007D − MARCH 1984 − REVISED AUGUST 2003  
SN54HC540 . . . J OR W PACKAGE  
SN74HC540 . . . DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
Wide Operating Voltage Range of 2 V to 6 V  
High-Current 3-State Outputs Drive Bus  
Lines Directly or Up To 15 LSTTL Loads  
D
D
D
D
D
Low Power Consumption, 80-µA Max I  
Typical t = 8 ns  
pd  
6-mA Output Drive at 5 V  
OE1  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
V
CC  
OE2  
Y1  
1
2
3
4
5
6
7
8
9
20  
19  
18  
CC  
17 Y2  
16 Y3  
15 Y4  
14 Y5  
13 Y6  
12 Y7  
11 Y8  
Low Input Current of 1 µA Max  
Data Flow-Through Pinout (All Inputs on  
Opposite Side From Outputs)  
description/ordering information  
GND 10  
These octal buffers and line drivers feature the  
performance of the popular ’HC240 series and  
offer a pinout with inputs and outputs on opposite  
sides of the package. This arrangement greatly  
facilitates printed circuit board layout.  
SN54HC540 . . . FK PACKAGE  
(TOP VIEW)  
The 3-state control gate is a 2-input NOR. If either  
output-enable (OE1 or OE2) input is high, all eight  
outputs are in the high-impedance state. The  
’HC540 devices provide inverted data at the  
outputs.  
3
2
1
20 19  
18  
Y1  
Y2  
Y3  
A3  
A4  
A5  
A6  
A7  
4
5
6
7
8
17  
16  
15 Y4  
14  
Y5  
9 10 11 12 13  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP − N  
Tube of 20  
Tube of 25  
Reel of 2000  
Reel of 2000  
Reel of 2000  
Tube of 70  
Reel of 2000  
Reel of 250  
Tube of 20  
Tube of 85  
Tube of 55  
SN74HC540N  
SN74HC540N  
SN74HC540DW  
SN74HC540DWR  
SN74HC540NSR  
SN74HC540DBR  
SN74HC540PW  
SN74HC540PWR  
SN74HC540PWT  
SNJ54HC540J  
SOIC − DW  
HC540  
SOP − NS  
HC540  
HC540  
−40°C to 85°C  
SSOP − DB  
TSSOP − PW  
HC540  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54HC540J  
SNJ54HC540W  
SNJ54HC540FK  
SNJ54HC540W  
SNJ54HC540FK  
−55°C to 125°C  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢘ
ꢘ
ꢑ
ꢉ
ꢨ
ꢒ
ꢣ
ꢟ
ꢎ
ꢅ
ꢡ
ꢊ
ꢢ
ꢬ
ꢓ
ꢜ
ꢉ
ꢚ
ꢝ
ꢁ
ꢛ
ꢒ
ꢋ
ꢊ
ꢋ
ꢙ
ꢚ
ꢤ
ꢣ
ꢛ
ꢜ
ꢢ
ꢢ
ꢝ
ꢞ
ꢟ
ꢟ
ꢚ
ꢠ
ꢠ
ꢙ
ꢙ
ꢥ
ꢜ
ꢜ
ꢝ
ꢚ
ꢚ
ꢜ
ꢙ
ꢡ
ꢡ
ꢥ
ꢡ
ꢢ
ꢣ
ꢝ
ꢝ
ꢤ
ꢤ
ꢚ
ꢠ
ꢟ
ꢞ
ꢡ
ꢡ
ꢡ
ꢚ
ꢜ
ꢛ
ꢥ
ꢣ
ꢦ
ꢡ
ꢡ
ꢧ
ꢙ
ꢢ
ꢟ
ꢡ
ꢠ
ꢙ
ꢠ
ꢭ
ꢜ
ꢝ
ꢚ
ꢣ
ꢨ
ꢟ
ꢚ
ꢨ
ꢠ
ꢠ
ꢤ
ꢡ
ꢤ
ꢩ
Copyright 2003, Texas Instruments Incorporated  
ꢉ ꢚ ꢥ ꢝ ꢜꢨ ꢣꢢ ꢠꢡ ꢢꢜ ꢞꢥ ꢧꢙ ꢟꢚ ꢠ ꢠꢜ ꢯꢓ ꢌꢗ ꢘꢑ ꢏ ꢗꢖꢰꢂ ꢖꢂꢇ ꢟꢧꢧ ꢥꢟ ꢝ ꢟ ꢞꢤ ꢠꢤꢝ ꢡ ꢟ ꢝ ꢤ ꢠꢤ ꢡꢠꢤ ꢨ  
ꢝ
ꢜ
ꢢ
ꢠ
ꢜ
ꢝ
ꢞ
ꢠ
ꢜ
ꢡ
ꢥ
ꢙ
ꢛ
ꢙ
ꢢ
ꢤ
ꢝ
ꢠ
ꢪ
ꢠ
ꢤ
ꢝ
ꢜ
ꢛ
ꢊ
ꢤ
ꢫ
ꢟ
ꢓ
ꢚ
ꢞ
ꢤ
ꢡ
ꢠ
ꢟ
ꢚ
ꢨ
ꢝ
ꢨ
ꢟ
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
ꢝ
ꢟ
ꢚ
ꢠ
ꢭ
ꢩ
ꢘ
ꢝ
ꢜ
ꢨ
ꢠ
ꢙ
ꢜ
ꢢ
ꢤ
ꢡ
ꢙ
ꢚ
ꢮ
ꢨ
ꢜ
ꢤ
ꢜ
ꢠ
ꢚ
ꢤ
ꢢ
ꢤ
ꢡ
ꢟ
ꢝ
ꢙ
ꢧ
ꢙ
ꢚ
ꢢ
ꢧ
ꢣ
ꢣ ꢚꢧ ꢤꢡꢡ ꢜ ꢠꢪꢤ ꢝ ꢬꢙ ꢡꢤ ꢚ ꢜꢠꢤ ꢨꢩ ꢉ ꢚ ꢟꢧ ꢧ ꢜ ꢠꢪꢤ ꢝ ꢥꢝ ꢜ ꢨꢣꢢ ꢠꢡ ꢇ ꢥꢝ ꢜ ꢨꢣꢢ ꢠꢙꢜ ꢚ  
ꢠ
ꢥ
ꢝ
ꢜ
ꢢ
ꢤ
ꢡ
ꢡ
ꢙ
ꢚ
ꢮ
ꢨ
ꢜ
ꢤ
ꢡ
ꢚ
ꢜ
ꢠ
ꢚ
ꢤ
ꢢ
ꢤ
ꢡ
ꢡ
ꢟ
ꢝ
ꢙ
ꢧ
ꢭ
ꢙ
ꢚ
ꢢ
ꢧ
ꢣ
ꢨ
ꢤ
ꢠ
ꢤ
ꢡ
ꢙ
ꢚ
ꢮ
ꢜ
ꢛ
ꢟ
ꢧ
ꢧ
ꢥ
ꢟ
ꢝ
ꢟ
ꢞ
ꢤ
ꢠ
ꢤ
ꢝ
ꢡ
ꢩ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...19

中文翻译

下载PDF

与SN74HC540N-10相关器件

型号 品牌 获取价格 描述 数据表
SN74HC540N3 TI

获取价格

 		IC,BUFFER/DRIVER,SINGLE,8-BIT,HC-CMOS,DIP,20PIN,PLASTIC
SN74HC540NE4 TI

获取价格

 		OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74HC540NSR TI

获取价格

 		OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74HC540NSRE4 TI

获取价格

 		OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74HC540NSRG4 TI

获取价格

 		Octal Buffers And Line Drivers With 3-State Outputs 20-SO -40 to 85
SN74HC540PW TI

获取价格

 		OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74HC540PWE4 TI

获取价格

 		OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74HC540PWR TI

获取价格

 		OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74HC540PWRE4 TI

获取价格

 		OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74HC540PWRG4 TI

获取价格

 		Octal Buffers And Line Drivers With 3-State Outputs 20-TSSOP -40 to 85

与SN74HC540N-10相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证