5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN74ALS29825
SN74ALS29825 PDF预览

SN74ALS29825

更新时间： 2024-11-19 12:22:31
品牌 Logo 应用领域
德州仪器 - TI 触发器输出元件
页数 文件大小 规格书
9页 70K
描述
8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74ALS29825 数据手册

 浏览型号SN74ALS29825的Datasheet PDF文件第2页浏览型号SN74ALS29825的Datasheet PDF文件第3页浏览型号SN74ALS29825的Datasheet PDF文件第4页浏览型号SN74ALS29825的Datasheet PDF文件第5页浏览型号SN74ALS29825的Datasheet PDF文件第6页浏览型号SN74ALS29825的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄꢅ ꢀ ꢆꢇ ꢈ ꢆ ꢂ ꢉꢊ ꢀꢁꢋ ꢃ ꢄꢅ ꢀ ꢆ ꢇ ꢈ ꢆ ꢂ ꢉꢊ ꢀꢁꢋ ꢃ ꢄꢅ ꢀꢆ ꢇꢈꢆ ꢌ  
ꢈ ꢍ ꢎꢏ ꢐ ꢊꢎꢑ ꢀꢊ ꢏꢁꢐ ꢒꢓꢔꢄꢕꢒ ꢊꢔ ꢅ ꢏꢖꢍ ꢔ ꢅ ꢗ ꢖꢀꢊ ꢘꢏ ꢐ ꢙꢊꢚ ꢍ ꢀ ꢐꢄꢐ ꢒꢊ ꢗꢑ ꢐꢖ ꢑꢐ ꢀ  
SDAS147B — JANUARY 1986 — REVISED MARCH 1990  
SN54ALS29825 . . . JT PACKAGE  
SN74ALS29825 . . . DW OR NT PACKAGE  
• Functionally Equivalent to AMD AM29825  
and AM29826  
(TOP VIEW)  
• Improved I  
Specifications  
OH  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
OC1  
OC2  
1D  
V
CC  
OC3  
• Multiple Output Enables Allow Multiuser  
2
Control of the Interface  
3
1Q  
4
2D  
2Q  
• Outputs Have Undershoot Protection  
5
3D  
3Q  
Circuitry  
6
4D  
4Q  
7
5D  
5Q  
• Power-Up High-Impedance State  
• Package Options Include Plastic  
“Small-Outline” Packages and Standard  
Plastic and Ceramic 300-mil DIPs  
8
6D  
6Q  
9
7D  
7Q  
10  
11  
12  
8D  
8Q  
CLR  
GND  
CLKEN  
CLK  
• Buffered Control Inputs to Reduce DC  
Loading Effect  
SN74ALS29826 . . . DW OR NT PACKAGE  
(TOP VIEW)  
description  
These 8-bit flip-flops feature three-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. They are  
particularly suitable for implementing multiuser  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
OC1  
OC2  
1D  
V
CC  
OC3  
2
3
1Q  
4
2D  
2Q  
5
3D  
3Q  
6
4D  
4Q  
7
5D  
5Q  
With the clock enable (CLKEN) low, the eight  
D-type edge-triggered flip-flops enter data on the  
low-to- high transitions of the clock. Taking  
CLKEN high will disable the clock buffer, thus  
latching the outputs. The ′ALS29825 has  
noninverting D inputs and the ′ALS29826 has  
inverting D inputs. Taking the CLR input low  
causes the eight Q outputs to go low independent-  
ly of the clock.  
8
6D  
6Q  
9
7D  
7Q  
10  
11  
12  
8D  
8Q  
CLR  
GND  
CLKEN  
CLK  
Multiuser buffered output-control inputs (OC1, OC2, and OC3) can be used to place the eight outputs in either  
a normal logic state (high or low level) or a high-impedance state. The outputs are also in the high-impedance  
state during power-up and power-down conditions. The outputs remain in the high-impedance state while the  
device is powered-down. In the high-impedance state the outputs neither load nor drive the bus lines  
significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a  
bus-organized system without need for interface or pullup components. The output controls do not affect the  
internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are  
in the high-impedance state.  
The SN54ALS29825 is characterized over the full military range of − 55°C to 125°C. The SN74ALS29825 and  
SN74ALS29826 are characterized for operation from 0°C to 70°C.  
ꢖꢓ ꢗ ꢛꢑ ꢕ ꢐꢏ ꢗꢁ ꢛ ꢄꢐꢄ ꢜꢝ ꢞ ꢟꢠ ꢡꢢ ꢣꢜꢟ ꢝ ꢜꢤ ꢥꢦ ꢠ ꢠ ꢧꢝꢣ ꢢꢤ ꢟꢞ  
ꢣ
Copyright 1991, Texas Instruments Incorporated  
ꢨ
ꢦ
ꢩ
ꢪ
ꢜ
ꢥ
ꢢ
ꢣ
ꢜ
ꢟ
ꢝ
ꢫ
ꢢ
ꢣ
ꢧ
ꢬ
ꢖ
ꢠ
ꢟ
ꢫ
ꢦ
ꢥ
ꢣ
ꢤ
ꢥ
ꢟ
ꢝ
ꢞ
ꢟ
ꢠ
ꢡ
ꢟ
ꢤ
ꢨ
ꢧ
ꢥ
ꢜ
ꢞ
ꢜ
ꢥ
ꢢ
ꢣ
ꢜ
ꢟ
ꢝ
ꢤ
ꢨ
ꢯ
ꢧ
ꢢ
ꢠ
ꢠ
ꢣ
ꢭ
ꢣ
ꢧ
ꢰ
ꢣ
ꢧ
ꢠ
ꢖ
ꢡ
ꢤ
ꢫ
ꢟ
ꢞ
ꢣ
ꢐ
ꢧ
ꢮ
ꢢ
ꢤ
ꢨ
ꢏ
ꢝ
ꢧ
ꢤ
ꢤ
ꢣ
ꢠ
ꢤ
ꢦ
ꢡ
ꢱ
ꢧ
ꢝ
ꢣ
ꢤ
ꢫ
ꢤ
ꢣ
ꢤ
ꢢ
ꢝ
ꢫ
ꢢ
ꢝꢟꢣ  
ꢠ
ꢫ
ꢠ
ꢢ
ꢝ
ꢬ
ꢠ
ꢟ
ꢦ
ꢥ
ꢜ
ꢟ
ꢝ
ꢠ
ꢟ
ꢥ
ꢜ
ꢝ
ꢟ
ꢧ
ꢝ
ꢧ
ꢥ
ꢧ
ꢤ
ꢤ
ꢢ
ꢠ
ꢜ
ꢪ
ꢰ
ꢜ
ꢝ
ꢥ
ꢪ
ꢦ
ꢫ
ꢧ
ꢣ
ꢧ
ꢤ
ꢣ
ꢜ
ꢝ
ꢱ
ꢟ
ꢞ
ꢢ
ꢪ
ꢪ
ꢨ
ꢢ
ꢠ
ꢢ
ꢡ
ꢧ
ꢣ
ꢧ
ꢠ
ꢤ
ꢬ
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1
1234567...9

中文翻译

下载PDF

与SN74ALS29825相关器件

型号 品牌 获取价格 描述 数据表
SN74ALS29825DW TI

获取价格

 		8-Bit Bus Interface Flip-Flops With 3-State Outputs 24-SOIC 0 to 70
SN74ALS29825DW3 TI

获取价格

 		SN74ALS29825DW3
SN74ALS29825DWP3 TI

获取价格

 		SN74ALS29825DWP3
SN74ALS29825DWR TI

获取价格

 		暂无描述
SN74ALS29825FN TI

获取价格

 		ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PQCC28
SN74ALS29825FN ROCHESTER

获取价格

 		Bus Driver, ALS Series, 1-Func, 8-Bit, True Output, TTL, PQCC28
SN74ALS29825FN3 TI

获取价格

 		ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PQCC28
SN74ALS29825NT TI

获取价格

 		ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDIP24, 0.300 INCH, PLASTIC, DIP-24
SN74ALS29825NT ROCHESTER

获取价格

 		Bus Driver, ALS Series, 1-Func, 8-Bit, True Output, TTL, PDIP24, 0.300 INCH, PLASTIC, DIP-
SN74ALS29825NT3 TI

获取价格

 		ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDIP24

与SN74ALS29825相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证