5秒后页面跳转
捷配首页

Datasheet > SN74AC574DWE4
SN74AC574DWE4 PDF预览

SN74AC574DWE4

更新时间： 2024-11-18 19:55:55
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 驱动光电二极管逻辑集成电路触发器
页数 文件大小 规格书
20页 904K
描述
Bus Driver, AC Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, GREEN, PLASTIC, SOIC-20

阅读下载

中文翻译

获取价格

SN74AC574DWE4 技术参数

生命周期：Contact Manufacturer包装说明：SOP,
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.58其他特性：BROADSIDE VERSION OF 374
系列：ACJESD-30 代码：R-PDSO-G20
长度：12.8 mm逻辑集成电路类型：BUS DRIVER
位数：8功能数量：1
端口数量：2端子数量：20
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
传播延迟（tpd）：15 ns座面最大高度：2.65 mm
最大供电电压 (Vsup)：6 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL宽度：7.5 mm
Base Number Matches：1

SN74AC574DWE4 数据手册

 浏览型号SN74AC574DWE4的Datasheet PDF文件第2页浏览型号SN74AC574DWE4的Datasheet PDF文件第3页浏览型号SN74AC574DWE4的Datasheet PDF文件第4页浏览型号SN74AC574DWE4的Datasheet PDF文件第5页浏览型号SN74AC574DWE4的Datasheet PDF文件第6页浏览型号SN74AC574DWE4的Datasheet PDF文件第7页 
SN54AC574, SN74AC574  
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SCAS541E − OCTOBER 1995 − REVISED OCTOBER 2003  
SN54AC574 . . . J OR W PACKAGE  
SN74AC574 . . . DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
D
D
2-V to 6-V V Operation  
CC  
Inputs Accept Voltages to 6 V  
Max t of 8.5 ns at 5 V  
pd  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
VCC  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
CLK  
3-State Outputs Drive Bus Lines Directly  
description/ordering information  
These 8-bit flip-flops feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. The devices  
are particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
GND  
The eight flip-flops of the ′AC574 devices are  
D-type edge-triggered flip-flops. On the positive  
transition of the clock (CLK) input, the Q outputs  
are set to the logic levels set up at the data (D)  
inputs.  
SN54AC574 . . . FK PACKAGE  
(TOP VIEW)  
A buffered output-enable (OE) input can be used  
to place the eight outputs in either a normal  
logic state (high or low logic levels) or the  
high-impedance state. In the high-impedance  
state, the outputs neither load nor drive the bus  
lines significantly. The high-impedance state and  
the increased drive provide the capability to drive  
bus lines in a bus-organized system without need  
for interface or pullup components.  
3
2
1
20 19  
18  
2Q  
3Q  
4Q  
5Q  
3D  
4D  
5D  
6D  
7D  
4
5
6
7
8
17  
16  
15  
14 6Q  
9 10 11 12 13  
OE does not affect internal operations of the  
flip-flop. Old data can be retained or new data can  
be entered while the outputs are in the  
high-impedance state.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
T
A
PACKAGE  
PDIP − N  
Tube  
SN74AC574N  
SN74AC574N  
Tube  
SN74AC574DW  
SN74AC574DWR  
SN74AC574NSR  
SN74AC574DBR  
SN74AC574PW  
SN74AC574PWR  
SNJ54AC574J  
SOIC − DW  
AC574  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SOP − NS  
AC574  
AC574  
−40°C to 85°C  
−55°C to 125°C  
SSOP − DB  
TSSOP − PW  
AC574  
Tape and reel  
Tube  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54AC574J  
SNJ54AC574W  
SNJ54AC574FK  
Tube  
SNJ54AC574W  
SNJ54AC574FK  
Tube  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright © 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...20

中文翻译

下载PDF

与SN74AC574DWE4相关器件

型号 品牌 获取价格 描述 数据表
SN74AC574DWR TI

获取价格

 		OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AC574DWRE4 TI

获取价格

 		OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AC574DWRG4 TI

获取价格

 		AC SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SOIC-20
SN74AC574DWRG4 ROCHESTER

获取价格

 		Bus Driver, AC Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, GREEN, PLASTIC, SOIC-20
SN74AC574N TI

获取价格

 		OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AC574NE4 TI

获取价格

 		OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AC574NSR TI

获取价格

 		OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AC574NSRE4 TI

获取价格

 		OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AC574PW TI

获取价格

 		OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AC574PWE4 TI

获取价格

 		OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

与SN74AC574DWE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证