是否Rohs认证: | 不符合 | 生命周期: | Obsolete |
包装说明: | DIP, DIP24,.6 | Reach Compliance Code: | not_compliant |
风险等级: | 5.92 | JESD-30 代码: | R-PDIP-T24 |
逻辑集成电路类型: | D LATCH | 位数: | 4 |
功能数量: | 2 | 端子数量: | 24 |
最高工作温度: | 70 °C | 最低工作温度: | |
封装主体材料: | PLASTIC/EPOXY | 封装代码: | DIP |
封装等效代码: | DIP24,.6 | 封装形状: | RECTANGULAR |
封装形式: | IN-LINE | 认证状态: | Not Qualified |
子类别: | FF/Latches | 表面贴装: | NO |
技术: | TTL | 温度等级: | COMMERCIAL |
端子形式: | THROUGH-HOLE | 端子节距: | 2.54 mm |
端子位置: | DUAL | Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
SN74104N | TI |
获取价格 |
TTL/H/L SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 |
![]() |
SN74104W | TI |
获取价格 |
IC,FLIP-FLOP,SINGLE,J/K TYPE,STD-TTL,FP,14PIN,CERAMIC |
![]() |
SN74105N | TI |
获取价格 |
TTL/H/L SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 |
![]() |
SN74105N3 | TI |
获取价格 |
IC,FLIP-FLOP,SINGLE,J/K TYPE,STD-TTL,DIP,14PIN,PLASTIC |
![]() |
SN74107 | TI |
获取价格 |
DUAL J-K FLIP-FLOPS WITH CLEAR |
![]() |
SN74107D | TI |
获取价格 |
DUAL J-K FLIP-FLOPS WITH CLEAR |
![]() |
SN74107J | TI |
获取价格 |
TTL/H/L SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14 |
![]() |
SN74107J-00 | TI |
获取价格 |
TTL/H/L SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14 |
![]() |
SN74107J4 | TI |
获取价格 |
IC,FLIP-FLOP,DUAL,J/K TYPE,STD-TTL,DIP,14PIN,CERAMIC |
![]() |
SN74107N | TI |
获取价格 |
DUAL J-K FLIP-FLOPS WITH CLEAR |
![]() |