5秒后页面跳转
SN54LS92J PDF预览

SN54LS92J

更新时间: 2024-11-22 23:03:07
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 计数器触发器逻辑集成电路
页数 文件大小 规格书
6页 113K
描述
DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER

SN54LS92J 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP,
针数:14Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.34
Is Samacsys:N其他特性:DIVIDE BY 2 AND DIVIDE BY 6 FUNCTIONS
计数方向:UP系列:LS
JESD-30 代码:R-GDIP-T14JESD-609代码:e0
长度:19.495 mm负载电容(CL):15 pF
负载/预设输入:NO逻辑集成电路类型:DIVIDE BY 12 COUNTER
工作模式:ASYNCHRONOUS位数:3
功能数量:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED最大电源电流(ICC):15 mA
传播延迟(tpd):50 ns认证状态:Not Qualified
座面最大高度:5.08 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:NEGATIVE EDGE宽度:7.62 mm
最小 fmax:32 MHzBase Number Matches:1

SN54LS92J 数据手册

 浏览型号SN54LS92J的Datasheet PDF文件第2页浏览型号SN54LS92J的Datasheet PDF文件第3页浏览型号SN54LS92J的Datasheet PDF文件第4页浏览型号SN54LS92J的Datasheet PDF文件第5页浏览型号SN54LS92J的Datasheet PDF文件第6页 
SN54/74LS90  
SN54/74LS92  
SN54/74LS93  
DECADE COUNTER;  
DIVIDE-BY-TWELVE COUNTER;  
4-BIT BINARY COUNTER  
DECADE COUNTER;  
DIVIDE-BY-TWELVE COUNTER;  
4-BIT BINARY COUNTER  
The SN54/74LS90, SN54/74LS92 and SN54/74LS93 are high-speed  
4-bit ripple type counters partitioned into two sections. Each counter has a di-  
vide-by-two section and either a divide-by-five (LS90), divide-by-six (LS92) or  
divide-by-eight (LS93) section which are triggered by a HIGH-to-LOW transi-  
tion on the clock inputs. Each section can be used separately or tied together  
(Q to CP) to form BCD, bi-quinary, modulo-12, or modulo-16 counters. All of  
the counters have a 2-input gated Master Reset (Clear), and the LS90 also  
has a 2-input gated Master Set (Preset 9).  
LOW POWER SCHOTTKY  
Low Power Consumption . . . Typically 45 mW  
High Count Rates . . . Typically 42 MHz  
Choice of Counting Modes . . . BCD, Bi-Quinary, Divide-by-Twelve,  
Binary  
J SUFFIX  
CERAMIC  
CASE 632-08  
14  
1
Input Clamp Diodes Limit High Speed Termination Effects  
PIN NAMES  
LOADING (Note a)  
N SUFFIX  
HIGH  
LOW  
PLASTIC  
CASE 646-06  
CP  
CP  
CP  
Clock (Active LOW going edge) Input to  
÷2 Section  
0.5 U.L.  
1.5 U.L.  
0
1
1
14  
1
Clock (Active LOW going edge) Input to  
÷5 Section (LS90), ÷6 Section (LS92)  
0.5 U.L.  
0.5 U.L.  
2.0 U.L.  
1.0 U.L.  
Clock (Active LOW going edge) Input to  
÷8 Section (LS93)  
D SUFFIX  
SOIC  
CASE 751A-02  
MR , MR  
1
MS , MS  
Master Reset (Clear) Inputs  
0.5 U.L.  
0.5 U.L.  
10 U.L.  
10 U.L.  
0.25 U.L.  
0.25 U.L.  
5 (2.5) U.L.  
5 (2.5) U.L.  
2
2
14  
Master Set (Preset-9, LS90) Inputs  
Output from ÷2 Section (Notes b & c)  
Outputs from ÷5 (LS90), ÷6 (LS92),  
÷ 8 (LS93) Sections (Note b)  
1
1
Q
0
Q , Q , Q  
1 3  
2
ORDERING INFORMATION  
NOTES:  
a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.  
b. The Output LOW drive factor is 2.5 U.L. for Military, (54) and 5 U.L. for commercial (74)  
b. Temperature Ranges.  
SN54LSXXJ  
SN74LSXXN  
SN74LSXXD  
Ceramic  
Plastic  
SOIC  
c. The Q Outputs are guaranteed to drive the full fan-out plus the CP input of the device.  
0
1
d. To insure proper operation the rise (t ) and fall time (t ) of the clock must be less than 100 ns.  
r
f
LOGIC SYMBOL  
LS92  
LS90  
LS93  
6
1
7
2
MS  
14  
1
CP  
CP  
14  
1
CP  
0
14  
1
CP  
CP  
0
0
CP  
1
1
1
MR  
Q Q Q Q  
0 1 2 3  
MR  
Q Q Q Q  
0 1 2 3  
MR  
Q Q Q Q  
0 1 2 3  
1 2  
1
2
7
1
2
2
3
12  
9
8 11  
2
3
12  
9
8
11  
6
12 11  
= PIN 5  
9
8
V
= PIN 5  
V
V
= PIN 5  
CC  
CC  
GND = PIN 10  
NC = PINS 2, 3, 4, 13  
CC  
GND = PIN 10  
NC = PIN 4, 6, 7, 13  
GND = PIN 10  
NC = PINS 4, 13  
FAST AND LS TTL DATA  
5-90  

与SN54LS92J相关器件

型号 品牌 获取价格 描述 数据表
SN54LS92J-00 TI

获取价格

IC LS SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DIVIDE BY 12 COUNTER, CDIP14, CERAMIC,
SN54LS92JD MOTOROLA

获取价格

暂无描述
SN54LS92W ROCHESTER

获取价格

Divide By 12 Counter, LS Series, Asynchronous, Negative Edge Triggered, 3-Bit, Up Directio
SN54LS92W TI

获取价格

DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS
SN54LS92W-00 TI

获取价格

LS SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DIVIDE BY 12 COUNTER, CDFP14
SN54LS92W-10 TI

获取价格

IC LS SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DIVIDE BY 12 COUNTER, CDFP14, Counter
SN54LS93 TI

获取价格

DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS
SN54LS93J TI

获取价格

DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS
SN54LS93J MOTOROLA

获取价格

DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER
SN54LS93J ONSEMI

获取价格

DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER