SN54AS74A

更新时间： 2024-09-29 22:39:15

品牌	Logo	应用领域
德州仪器 - TI		触发器
页数	文件大小	规格书
7页	116K
描述
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

SN54AS74A 数据手册

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

WITH CLEAR AND PRESET

SDAS143C – APRIL 1982 – REVISED AUGUST 1995

SN54ALS74A, SN54AS74A . . . J PACKAGE

SN74ALS74A, SN74AS74A . . . D OR N PACKAGE

• Package Options Include Plastic

Small-Outline (D) Packages, Ceramic Chip

Carriers (FK), and Standard Plastic (N) and

Ceramic (J) 300-mil DIPs

(TOP VIEW)

1CLR

1CLK

1PRE

2CLR

TYPICAL MAXIMUM

CLOCK FREQUENCY

TYPICAL POWER

DISSIPATION

PER FLIP-FLOP

(mW)

TYPE

2CLK

2PRE

(C = 50 pF)

(MHz)

′ALS74A

′AS74A

GND

134

description

SN54ALS74A, SN54AS74A . . . FK PACKAGE

(TOP VIEW)

These devices contain two independent

positive-edge-triggered D-type flip-flops. A low

level at the preset (PRE) or clear (CLR) inputs sets

or resets the outputs regardless of the levels of the

other inputs. When PRE and CLR are inactive

(high), data at the data (D) input meeting the

setup-time requirements are transferred to the

outputs on the positive-going edge of the clock

(CLK) pulse. Clock triggering occurs at a voltage

level and is not directly related to the rise time of

CLK. Following the hold-time interval, data at the

D input can be changed without affecting the

levels at the outputs.

20 19

1CLK

17 NC

1PRE

2CLK

2PRE

9 10 11 12 13

NC – No internal connection

The SN54ALS74A and SN54AS74A are

characterized for operation over the full military

temperature range of –55°C to 125°C. The

SN74ALS74AandSN74AS74Aarecharacterized

for operation from 0°C to 70°C.

FUNCTION TABLE

INPUTS

OUTPUTS

PRE

CLR

CLK

†

↑

†

The output levels in this configuration are not

specifiedtomeettheminimumlevelsforV ifthe

lows at PRE and CLR are near V maximum.

Furthermore, this configuration is nonstable; that

is, it does not persist when PRE or CLR returns to

its inactive (high) level.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7

中文翻译

下载PDF

SN54AS74A 替代型号

型号	品牌	替代类型	描述	数据表
SN74AS74A	TI	功能相似	DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

与SN54AS74A相关器件

型号	品牌	获取价格	描述	数据表
SN54AS74AFK	TI	获取价格	DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AS74AJ	TI	获取价格	DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AS74J-00	TI	获取价格	AS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14
SN54AS756	TI	获取价格	OCTAL BUFFERS AND LINE DRIVERS WITH OPEN-COLLECTOR OUTPUTS
SN54AS756_07	TI	获取价格	OCTAL BUFFERS AND LINE DRIVERS WITH OPEN-COLLECTOR OUTPUTS
SN54AS756_08	TI	获取价格	OCTAL BUFFERS AND LINE DRIVERS WITH OPEN-COLLECTOR OUTPUTS
SN54AS756FH	TI	获取价格	IC,BUFFER/DRIVER,DUAL,4-BIT,AS-TTL,LLCC,20PIN,CERAMIC
SN54AS756FK	TI	获取价格	OCTAL BUFFERS AND LINE DRIVERS WITH OPEN-COLLECTOR OUTPUTS
SN54AS756J	TI	获取价格	OCTAL BUFFERS AND LINE DRIVERS WITH OPEN-COLLECTOR OUTPUTS
SN54AS757FH	TI	获取价格	IC,BUFFER/DRIVER,DUAL,4-BIT,AS-TTL,LLCC,20PIN,CERAMIC

与SN54AS74A相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

30
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

27
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

26
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

35

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54AS74A

SN54AS74A 数据手册

SN54AS74A 替代型号

与SN54AS74A相关器件

与SN54AS74A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54AS74A

SN54AS74A 数据手册

SN54AS74A 替代型号

与SN54AS74A相关器件

与SN54AS74A相关文章

您还可以找

您在本页遇到什么问题？