SN54AS138FKR

更新时间： 2024-09-30 13:00:47

品牌	Logo	应用领域
德州仪器 - TI		解码器解复用器
页数	文件大小	规格书
16页	523K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN54AS138FKR 数据手册

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SDAS055E – APRIL 1982 – REVISED JULY 1996

SN54ALS138A, SN54AS138 . . . J PACKAGE

SN74ALS138A, SN74AS138 . . . D OR N PACKAGE

Designed Specifically for High-Speed

Memory Decoders and Data Transmission

Systems

(TOP VIEW)

Incorporate Three Enable Inputs to Simplify

Cascading and/or Data Reception

Package Options Include Plastic

Small-Outline (D) Packages, Ceramic Chip

Carriers (FK), and Standard Plastic (N) and

Ceramic (J) 300-mil DIPs

G2A

G2B

GND

description

The ′ALS138A and ′AS138 are 3-line to 8-line

decoders/demultiplexers designed for high-

performance memory-decoding or data-routing

applications requiring very short propagation

delay times. In high-performance systems, these

devices can be used to minimize the effects of

system decoding. When employed with

high-speed memories with a fast enable circuit,

thedelaytimesofthedecoderandtheenabletime

of the memory are usually less than the typical

access time of the memory. The effective system

delayintroducedbytheSchottky-clampedsystem

decoder is negligible.

SN54ALS138A, SN54AS138 . . . FK PACKAGE

(TOP VIEW)

20 19

18 Y1

G2A

G2B

9 10 11 12 13

The conditions at the binary-select (A, B, and C)

inputs and the three enable (G1, G2A, and G2B)

inputs select one of eight output lines. Two

active-low and one active-high enable inputs

NC – No internal connection

reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without

external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input

for demultiplexing applications.

The SN54ALS138A and SN54AS138 are characterized for operation over the full military temperature range

of –55°C to 125°C. The SN74ALS138A and SN74AS138 are characterized for operation from 0°C to 70°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...16

中文翻译

下载PDF

与SN54AS138FKR相关器件

型号	品牌	获取价格	描述	数据表
SN54AS138J	TI	获取价格	3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN54AS138J-00	TI	获取价格	AS SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDIP16
SN54AS139J-00	TI	获取价格	AS SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDIP16
SN54AS151FH-00	TI	获取价格	AS SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CQCC20
SN54AS151FK	TI	获取价格	IC IC,LOGIC MUX,SINGLE,8-INPUT,AS-TTL,LLCC,20PIN,CERAMIC, Multiplexer/Demultiplexer
SN54AS151J	TI	获取价格	IC IC,LOGIC MUX,SINGLE,8-INPUT,AS-TTL,DIP,16PIN,CERAMIC, Multiplexer/Demultiplexer
SN54AS151J-00	TI	获取价格	AS SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CDIP16
SN54AS153FK	TI	获取价格	IC,LOGIC MUX,DUAL,4-INPUT,AS-TTL,LLCC,20PIN,CERAMIC
SN54AS157J-00	TI	获取价格	AS SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16
SN54AS158J-00	TI	获取价格	AS SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, CDIP16

与SN54AS138FKR相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

31
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

27
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

26
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

37

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54AS138FKR

SN54AS138FKR 数据手册

与SN54AS138FKR相关器件

与SN54AS138FKR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54AS138FKR

SN54AS138FKR 数据手册

与SN54AS138FKR相关器件

与SN54AS138FKR相关文章

您还可以找

您在本页遇到什么问题？