5秒后页面跳转
SN54AS138J-00 PDF预览

SN54AS138J-00

更新时间: 2024-11-27 14:44:51
品牌 Logo 应用领域
德州仪器 - TI 驱动输出元件
页数 文件大小 规格书
21页 1102K
描述
AS SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDIP16

SN54AS138J-00 技术参数

生命周期:ObsoleteReach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.53Is Samacsys:N
系列:ASJESD-30 代码:R-GDIP-T16
长度:19.56 mm功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:INVERTED
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
认证状态:Not Qualified座面最大高度:5.08 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:MILITARY
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL宽度:7.62 mm
Base Number Matches:1

SN54AS138J-00 数据手册

 浏览型号SN54AS138J-00的Datasheet PDF文件第2页浏览型号SN54AS138J-00的Datasheet PDF文件第3页浏览型号SN54AS138J-00的Datasheet PDF文件第4页浏览型号SN54AS138J-00的Datasheet PDF文件第5页浏览型号SN54AS138J-00的Datasheet PDF文件第6页浏览型号SN54AS138J-00的Datasheet PDF文件第7页 
SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138  
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS  
SDAS055E – APRIL 1982 – REVISED JULY 1996  
SN54ALS138A, SN54AS138 . . . J PACKAGE  
SN74ALS138A, SN74AS138 . . . D OR N PACKAGE  
Designed Specifically for High-Speed  
Memory Decoders and Data Transmission  
Systems  
(TOP VIEW)  
Incorporate Three Enable Inputs to Simplify  
Cascading and/or Data Reception  
A
B
C
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
Y0  
Y1  
Y2  
Y3  
Y4  
Y5  
Y6  
Package Options Include Plastic  
Small-Outline (D) Packages, Ceramic Chip  
Carriers (FK), and Standard Plastic (N) and  
Ceramic (J) 300-mil DIPs  
G2A  
G2B  
G1  
Y7  
GND  
description  
The ALS138A and AS138 are 3-line to 8-line  
decoders/demultiplexers designed for high-  
performance memory-decoding or data-routing  
applications requiring very short propagation  
delay times. In high-performance systems, these  
devices can be used to minimize the effects of  
system decoding. When employed with  
high-speed memories with a fast enable circuit,  
thedelaytimesofthedecoderandtheenabletime  
of the memory are usually less than the typical  
access time of the memory. The effective system  
delayintroducedbytheSchottky-clampedsystem  
decoder is negligible.  
SN54ALS138A, SN54AS138 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18 Y1  
C
G2A  
NC  
4
5
6
7
8
17  
16  
15  
14  
Y2  
NC  
Y3  
Y4  
G2B  
G1  
9 10 11 12 13  
The conditions at the binary-select (A, B, and C)  
inputs and the three enable (G1, G2A, and G2B)  
inputs select one of eight output lines. Two  
active-low and one active-high enable inputs  
NC – No internal connection  
reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without  
external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input  
for demultiplexing applications.  
The SN54ALS138A and SN54AS138 are characterized for operation over the full military temperature range  
of 55°C to 125°C. The SN74ALS138A and SN74AS138 are characterized for operation from 0°C to 70°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1996, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN54AS138J-00相关器件

型号 品牌 获取价格 描述 数据表
SN54AS139J-00 TI

获取价格

AS SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDIP16
SN54AS151FH-00 TI

获取价格

AS SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CQCC20
SN54AS151FK TI

获取价格

IC IC,LOGIC MUX,SINGLE,8-INPUT,AS-TTL,LLCC,20PIN,CERAMIC, Multiplexer/Demultiplexer
SN54AS151J TI

获取价格

IC IC,LOGIC MUX,SINGLE,8-INPUT,AS-TTL,DIP,16PIN,CERAMIC, Multiplexer/Demultiplexer
SN54AS151J-00 TI

获取价格

AS SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CDIP16
SN54AS153FK TI

获取价格

IC,LOGIC MUX,DUAL,4-INPUT,AS-TTL,LLCC,20PIN,CERAMIC
SN54AS157J-00 TI

获取价格

AS SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16
SN54AS158J-00 TI

获取价格

AS SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, CDIP16
SN54AS160 TI

获取价格

SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS
SN54AS160FH TI

获取价格

IC,COUNTER,UP,DECADE,AS-TTL,LLCC,20PIN,CERAMIC