5秒后页面跳转
SL23EP09ZC-1 PDF预览

SL23EP09ZC-1

更新时间: 2024-01-05 02:45:05
品牌 Logo 应用领域
SPECTRALINEAR /
页数 文件大小 规格书
13页 157K
描述
Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB)

SL23EP09ZC-1 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Not Recommended零件包装代码:TSSOP
包装说明:TSSOP,针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.37其他特性:ALSO OPERATES WITH 3.3V SUPPLY
系列:23EP输入调节:MUX
JESD-30 代码:R-PDSO-G16长度:4.4 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER功能数量:2
反相输出次数:端子数量:16
实输出次数:4最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.11 ns座面最大高度:1.1 mm
最大供电电压 (Vsup):2.7 V最小供电电压 (Vsup):2.3 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3 mm
最小 fmax:10 MHzBase Number Matches:1

SL23EP09ZC-1 数据手册

 浏览型号SL23EP09ZC-1的Datasheet PDF文件第2页浏览型号SL23EP09ZC-1的Datasheet PDF文件第3页浏览型号SL23EP09ZC-1的Datasheet PDF文件第4页浏览型号SL23EP09ZC-1的Datasheet PDF文件第5页浏览型号SL23EP09ZC-1的Datasheet PDF文件第6页浏览型号SL23EP09ZC-1的Datasheet PDF文件第7页 
SL23EP09  

Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB)  
Key Features  
Description  
x
x
x
10 to 220 MHz operating frequency range  
Low output clock skew: 45ps-typ  
Low output clock jitter:  
The SL23EP09 is a low skew, low jitter and low power Zero  
Delay Buffer (ZDB) designed to produce up to nine (9) clock  
outputs from one (1) reference input clock, for high speed  
clock distribution applications.  


25 ps-typ cycle-to-cycle jitter  
15 ps-typ period jitter  
The product has an on-chip PLL which locks to the input  
clock at CLKIN and receives its feedback internally from the  
CLKOUT pin.  
x
x
x
Low part-to-part output skew: 90 ps-typ  
Wide 2.5 V to 3.3 V power supply range  
Low power dissipation:  
The SL23EP09 has two (2) clock driver banks each with four  
(4) clock outputs. These outputs are controlled by two (2)  
select input pins S1 and S2. When only four (4) outputs are  
needed, four (4) bank-B output clock buffers can be tri-stated  
to reduce power dissipation and jitter. The select inputs can  
also be used to tri-state both banks A and B or drive them  
directly from the input bypassing the PLL and making the  
product behave like a Non-Zero Delay Buffer (NZDB).  


26 mA-max at 66 MHz and VDD=3.3 V  
24 mA-max at 66 MHz and VDD=2.5V  
x
x
x
x
x
x
One input drives 9 outputs organized as 4+4+1  
Select mode to bypass PLL or tri-state outputs  
SpreadThru™ PLL that allows use of SSCG  
Standard and High-Drive options  
The high-drive version operates up to 220MHz and 200MHz  
at 3.3V and 2.5V power supplies respectively.  
Available in 16-pin SOIC and TSSOP packages  
Available in Commercial and Industrial grades  
Benefits  
Applications  
x
x
Up to nine (9) distribution of input clock  
x
x
x
x
Printers, MFPs and Digital Copiers  
Standard and High-Dirive levels to control impedance  
level, frequency range and EMI  
PCs and Work Stations  
Routers, Switchers and Servers  
Digital Embeded Systems  
x
x
Low power dissipation, jitter and skew  
Low cost  
Block Diagram  
Low Power and  
Low Jitter  
PLL  
MUX  
CLKOUT  
CLKIN  
CLKA1  
CLKA2  
CLKA3  
CLKA4  
S2  
S1  
Input Selection  
Decoding Logic  
CLKB1  
CLKB2  
CLKB3  
CLKB4  
2
2
VDD  
GND  
Rev 1.1, February 2, 2007  
Page 1 of 13  
2200 Laurelwood Road, Santa Clara, CA 95054 Tel: (408) 855-0555 Fax: (408) 855-0550 www.SpectraLinear.com  

与SL23EP09ZC-1相关器件

型号 品牌 描述 获取价格 数据表
SL23EP09ZC-1H SPECTRALINEAR Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB)

获取价格

SL23EP09ZC-1HT SPECTRALINEAR Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB)

获取价格

SL23EP09ZC-1T SPECTRALINEAR Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB)

获取价格

SL23EP09ZI-1 SPECTRALINEAR Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB)

获取价格

SL23EP09ZI-1H SPECTRALINEAR Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB)

获取价格

SL23EP09ZI-1HT SPECTRALINEAR Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB)

获取价格