Datasheet > SiS112LDN

SiS112LDN

更新时间： 2024-11-22 14:55:03

品牌	Logo	应用领域
威世 - VISHAY		/
页数	文件大小	规格书
7页	186K
描述
N-Channel 100 V (D-S) MOSFET

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SiS112LDN 数据手册

SiS112LDN

Vishay Siliconix

www.vishay.com

N-Channel 100 V (D-S) MOSFET

FEATURES

PowerPAK^®1212-8 Single

• TrenchFET^®Gen IV power MOSFET

• Tuned for the lowest R_DS- Q_ossFOM

• 100 % R_gand UIS tested

• Material categorization:

for definitions of compliance please see

www.vishay.com/doc?99912

APPLICATIONS

• Primary side switch

• DC/DC converter

Top View

Bottom View

PRODUCT SUMMARY

V_DS(V)

100

0.119

0.135

2.7

8.8

Single

• Motor drive switch

_DS(on)max. () at V_GS= 10 V

_DS(on)max. () at V_GS= 4.5 V

• Boost converter

• LED backlighting

Q_gtyp. (nC)

_D(A)

Configuration

N-Channel MOSFET

ORDERING INFORMATION

Package

Lead (Pb)-free and halogen-free

PowerPAK 1212-8

SIS112LDN-T1-GE3

ABSOLUTE MAXIMUM RATINGS (T_A= 25 °C, unless otherwise noted)

PARAMETER

Drain-source voltage

Gate-source voltage

SYMBOL

LIMIT

100

UNIT

V_DS

V_GS

T_C= 25 °C

_C= 70 °C

8.8

7.0

3.5 ^{b, c}

2.8 ^{b, c}

12 ^a

2.6 ^{b, c}

Continuous drain current (T_J= 150 °C)

I_D

T_A= 25 °C

T_A= 70 °C

Pulsed drain current (t = 100 μs)

I_DM

I_S

T_C= 25 °C

Continuous source-drain diode current

T_A= 25 °C

L = 0.1 mH

T_C= 25 °C

Single pulse avalanche current

Single pulse avalanche energy

I_AS

E_AS

1.8

19.8

_C= 70 °C

12.7

Maximum power dissipation

P_D

T_A= 25 °C

T_A= 70 °C

3.2 ^{b, c}

2.1 ^{b, c}

-55 to +150

260

Operating junction and storage temperature range

Soldering recommendations (peak temperature) ^{d, e}

T_J, T_stg

°C

THERMAL RESISTANCE RATINGS

PARAMETER

Maximum junction-to-ambient ^{b, f}

SYMBOL

R_thJA

R_thJC

TYPICAL

MAXIMUM

UNIT

t  10 s

Steady state

6.3

°C/W

Maximum junction-to-case (drain)

Notes

a. Package limited

b. Surface mounted on 1" x 1" FR4 board

c. t = 10 s

d. See solder profile (www.vishay.com/doc?73257). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed

copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed

and is not required to ensure adequate bottom side solder interconnection

e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components

f. Maximum under steady state conditions is 81 °C/W

S22-0754-Rev. B, 29-Aug-2022

Document Number: 62079

For technical questions, contact: pmostechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

12 3 4 5 6 7

中文翻译

下载PDF

与SiS112LDN相关器件

型号	品牌	获取价格	描述	数据表
SIS11T	ADAM-TECH	获取价格	IC Socket, SIP11, 11 Contact(s), 2.54mm Term Pitch, Solder
SIS-11-TOF	ADAM-TECH	获取价格	IC Socket, SIP11, 11 Contact(s), 2.54mm Term Pitch, Solder
SiS126DN	VISHAY	获取价格	N-Channel 80 V (D-S) MOSFET
SiS128LDN	VISHAY	获取价格	N-Channel 80 V (D-S) MOSFET
SIS12T	ADAM-TECH	获取价格	IC Socket, SIP12, 12 Contact(s), 2.54mm Term Pitch, Solder
SIS-12-TOF	ADAM-TECH	获取价格	IC Socket, SIP12, 12 Contact(s), 2.54mm Term Pitch, Solder
SIS12V2.1	ETC	获取价格	3A, 7A and 12A switching regulators
SIS12VA	BEL	获取价格	DC-DC Regulated Power Supply Module, 1 Output, Hybrid
SIS12VB	BEL	获取价格	DC-DC Regulated Power Supply Module, 1 Output, Hybrid
SIS12VD	BEL	获取价格	DC-DC Regulated Power Supply Module, 1 Output, Hybrid

与SiS112LDN相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

31
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

22
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

51
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

50

产品中心

服务支持

精选活动

关于我们

帮助中心

SiS112LDN

SiS112LDN 数据手册

与SiS112LDN相关器件

与SiS112LDN相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SiS112LDN

SiS112LDN 数据手册

与SiS112LDN相关器件

与SiS112LDN相关文章

您还可以找

您在本页遇到什么问题？