5秒后页面跳转
捷配首页

Datasheet > SI5345A-B03352-GM
SI5345A-B03352-GM PDF预览

SI5345A-B03352-GM

更新时间： 2024-11-25 20:40:03
品牌 Logo 应用领域
芯科 - SILICON 时钟外围集成电路晶体
页数 文件大小 规格书
60页 1365K
描述
Processor Specific Clock Generator,

阅读下载

中文翻译

获取价格

SI5345A-B03352-GM 技术参数

是否Rohs认证： 符合生命周期：Active
包装说明：HVQCCN,Reach Compliance Code：unknown
风险等级：5.6JESD-30 代码：S-XQCC-N64
长度：9 mm端子数量：64
最高工作温度：85 °C最低工作温度：-40 °C
最大输出时钟频率：712.5 MHz封装主体材料：UNSPECIFIED
封装代码：HVQCCN封装形状：SQUARE
封装形式：CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度（摄氏度）：260
主时钟/晶体标称频率：750 MHz座面最大高度：0.9 mm
最大供电电压：1.89 V最小供电电压：1.71 V
标称供电电压：1.8 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：NO LEAD端子节距：0.5 mm
端子位置：QUAD处于峰值回流温度下的最长时间：30
宽度：9 mmuPs/uCs/外围集成电路类型：CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches：1

SI5345A-B03352-GM 数据手册

 浏览型号SI5345A-B03352-GM的Datasheet PDF文件第2页浏览型号SI5345A-B03352-GM的Datasheet PDF文件第3页浏览型号SI5345A-B03352-GM的Datasheet PDF文件第4页浏览型号SI5345A-B03352-GM的Datasheet PDF文件第5页浏览型号SI5345A-B03352-GM的Datasheet PDF文件第6页浏览型号SI5345A-B03352-GM的Datasheet PDF文件第7页 
Si5345/44/42  
10-CHANNEL, ANY-FREQUENCY, ANY-OUTPUT JITTER  
ATTENUATOR/CLOCK MULTIPLIER  
Features  
Generates any combination of output  
frequencies from any input frequency  
Input frequency range:  
Differential: 8 kHz to 750 MHz  
LVCMOS: 8 kHz to 250 MHz  
Output frequency range:  
Differential: up to 712.5 MHz  
LVCMOS: up to 250 MHz  
Ultra-low jitter:  
<100 fs typ (12 kHz–20 MHz)  
Programmable jitter attenuation  
bandwidth from 0.1 Hz to 4 kHz  
Meets G.8262 EEC Opt 1, 2 (SyncE)  
Highly configurable outputs compatible  
with LVDS, LVPECL, LVCMOS, CML,  
and HCSL with programmable signal  
amplitude  
Status monitoring (LOS, OOF, LOL)  
Hitless input clock switching:  
automatic or manual  
Locks to gapped clock inputs  
Automatic free-run and holdover  
modes  
Optional zero delay mode  
Fastlock feature: 50 ms typ lock time  
Glitchless on the fly output frequency  
changes  
DCO mode: as low as 0.001 ppb  
steps.  
Core voltage  
V : 1.8 V ±5%  
DD  
V  
: 3.3 V ±5%  
DDA  
Independent output supply pins: 3.3 V,  
2.5 V, or 1.8 V  
Output-output skew: <100 ps  
2
Serial interface: I C or SPI  
Ordering Information:  
In-circuit programmable with  
non-volatile OTP memory  
See section 8  
TM  
ClockBuilder Pro software simplifies  
Functional Block Diagram  
device configuration  
Si5345: 4 input, 10 output, 64 QFN  
Si5344: 4 input, 4 output, 44 QFN  
Si5342: 4 input, 2 output, 44 QFN  
Temperature range: –40 to +85 °C  
Pb-free, RoHS-6 compliant  
XTAL  
XB  
Si5345/44/42  
XA  
IN_SEL  
OSC  
Device Selector Guide  
÷FRAC  
÷FRAC  
÷FRAC  
÷FRAC  
IN0  
IN1  
IN2  
Grade  
Si534xA  
Si534xB  
Si534xC  
Si534xD  
Max Output Frequency Frequency Synthesis Modes  
712.5 MHz  
350 MHz  
712.5 MHz  
350 MHz  
Integer+Fractional  
Integer+Fractional  
Integer  
DSPLL  
IN3/  
FB_IN  
Optional  
External  
Feedback  
Integer  
Applications  
Multi  
Synth  
÷INT  
OUT0  
OUT1  
OUT2  
OTN Muxponders and Transponders Carrier Ethernet switches  
10/40/100G networking line cards  
GbE/10GbE/100GbE Synchronous  
Ethernet (ITU-T G.8262)  
SONET/SDH Line Cards  
Broadcast video  
Test and measurement  
ITU-T G.8262 (SyncE) Compliant  
Multi  
Synth  
÷INT  
÷INT  
÷INT  
÷INT  
÷INT  
÷INT  
÷INT  
÷INT  
÷INT  
Multi  
Synth  
Multi  
Synth  
OUT3  
OUT4  
OUT5  
OUT6  
OUT7  
OUT8  
OUT9  
Description  
Multi  
Synth  
These jitter attenuating clock multipliers combine fourth-generation DSPLL and  
MultiSynth™ technologies to enable any-frequency clock generation and jitter  
attenuation for applications requiring the highest level of jitter performance. These  
devices are programmable via a serial interface with in-circuit programmable non-  
volatile memory (NVM) so they always power up with a known frequency configuration.  
They support free-run, synchronous, and holdover modes of operation, and offer both  
automatic and manual input clock switching. The loop filter is fully integrated on-chip,  
eliminating the risk of noise coupling associated with discrete solutions. Further, the  
jitter attenuation bandwidth is digitally programmable, providing jitter performance  
optimization at the application level. Programming the Si5345/44/42 is easy with  
Silicon Labs’ ClockBuilderPro software. Factory preprogrammed devices are also  
available.  
NVM  
I2C/SPI  
Control/  
Status  
Preliminary Rev. 0.95 3/15  
Copyright © 2015 by Silicon Laboratories  
Si5345/44/42  
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.  
1234567...60

中文翻译

下载PDF

与SI5345A-B03352-GM相关器件

型号 品牌 获取价格 描述 数据表
SI5345A-B03352-GMR SILICON

获取价格

 		Processor Specific Clock Generator,
SI5345A-B03371-GM SILICON

获取价格

 		Processor Specific Clock Generator,
SI5345A-B03371-GMR SILICON

获取价格

 		Processor Specific Clock Generator,
SI5345A-B03374-GMR SILICON

获取价格

 		Processor Specific Clock Generator,
SI5345A-B03414-GMR SILICON

获取价格

 		Processor Specific Clock Generator,
SI5345A-B03416-GM SILICON

获取价格

 		Processor Specific Clock Generator,
SI5345A-B03416-GMR SILICON

获取价格

 		Processor Specific Clock Generator,
SI5345A-B03435-GM SILICON

获取价格

 		Processor Specific Clock Generator,
SI5345A-B03843-GM SILICON

获取价格

 		Processor Specific Clock Generator,
SI5345A-B03857-GM SILICON

获取价格

 		Processor Specific Clock Generator,

与SI5345A-B03352-GM相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证