5秒后页面跳转

Datasheet > SI51210-AXXXFMR

SI51210-AXXXFMR PDF预览

SI51210-AXXXFMR

更新时间： 2024-11-26 06:40:47

品牌	Logo	应用领域
芯科 - SILICON		/
页数	文件大小	规格书
12页	1116K
描述
PLL Based Clock Driver

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SI51210-AXXXFMR 数据手册

浏览型号SI51210-AXXXFMR的Datasheet PDF文件第2页

浏览型号SI51210-AXXXFMR的Datasheet PDF文件第3页

浏览型号SI51210-AXXXFMR的Datasheet PDF文件第4页

浏览型号SI51210-AXXXFMR的Datasheet PDF文件第5页

浏览型号SI51210-AXXXFMR的Datasheet PDF文件第6页

浏览型号SI51210-AXXXFMR的Datasheet PDF文件第7页

Si51210

TWO OUTPUTS FACTORY PROGRAMMABLE CLOCK

GENERATOR

Features

 Generates up to 2 CMOS clock  2.5 to 3.3 V voltage supply range

outputs from 3 to 200 MHz

 0.25% to 1.0% spread spectrum

 Accepts crystal or reference

clock input

(center spread)

 Low cycle-cycle jitter

3 to 166 MHz reference clock input

8 to 48 MHz crystal input

 Programmable FSEL, SSEL,

SSON, PD, and OE input

functions

 Programmable output rise and

fall times

 Ultra small 6-pin TDFN package

(1.2 mm x 1.4 mm)

 Low power dissipation

Ordering Information:

See page 9.

Applications

 Crystal/XO replacement

 EMI reduction

 Digital still camera

 IP phone

Pin Assignments

 Portable devices

 Smart meter

Description

VDD

VSS

1

2

3

6

5

4

SSCLK2/REFCLK_D

FSEL/SSEL/SSON/

PD/OE1

SSCLK1/REFCLK

FSEL/SSEL/SSON/

OE2

The factory programmable Si51210 is industry’s lowest power, smallest

footprint and frequency flexible programmable clock generator targeting

low power, low cost and high volume consumer and embedded

applications. The device operates from a single crystal or an external

clock source and generates 1 to 2 outputs up to 200 MHz. They are

factory programmed to provide customized output frequencies, control

inputs and ac parameter tuning like output drive strength that are

optimized for customer board condition and application requirements.

Si51210

XIN/CLKIN

XOUT

Patents pending

Functional Block Diagram

4

SSCLK1/

REFCLK/

0E2/FSEL/

SSEL/SS0N

PLL with

Modulation

Control

XIN/

CLKIN

2

3

Buffers,

Dividers,

and

XOUT

Switch

Matrix

Programmable

Configuration

Register

5 SSCLK2/

REFCLK_D

0E1/FSEL/

SSEL/SS0N/PD

V-REG

1

6

VDD

VSS

To Core

To Pin 4 and

Pin 5

Preliminary Rev. 0.7 1/12

Copyright © 2012 by Silicon Laboratories

Si51210

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

12 3 4 5 6 7...12

中文翻译

下载PDF

与SI51210-AXXXFMR相关器件

型号	品牌	获取价格	描述	数据表
SI51210-AXXXXX-GMR	SILICON	获取价格	PLL Based Clock Driver, TDFN-6
Si51211	SILICON	获取价格	Timing Selector Guide
SI51211-A05872-GM	SILICON	获取价格	PLL Based Clock Driver,
SI51211-A08088-GM	SILICON	获取价格	PLL Based Clock Driver,
SI51211-A08487-GM	SILICON	获取价格	PLL Based Clock Driver,
SI512-13	SILICON	获取价格	Two selectable output frequencies
Si51214	SILICON	获取价格	Timing Selector Guide
SI51218-A05906-GM	SILICON	获取价格	PLL Based Clock Driver,
SI51218-A05906-GMR	SILICON	获取价格	PLL Based Clock Driver,
SI51218-A05918-GM	SILICON	获取价格	PLL Based Clock Driver,

与SI51210-AXXXFMR相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

40
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

32
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

60
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

56

热门产品

PCB打样/小批量

BOM智能配单

精选活动

PCBA打样特惠

四六层板品质升级

铝基板品质升级

一体化电子制造

服务支持

关于捷配

帮助中心

全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号

微信公众号

捷配网-微信公众号

抖音公众号

资质认证：

合作快递：

支付方式：

Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司

浙公网安备 33010502006866号浙ICP备10014259号-119 营业执照 ICP证