5秒后页面跳转
SI4706-D50 PDF预览

SI4706-D50

更新时间: 2024-01-13 23:46:55
品牌 Logo 应用领域
芯科 - SILICON /
页数 文件大小 规格书
36页 1353K
描述
HIGH-PERFORMANCE FM AND RDS/RBDS RECEIVER

SI4706-D50 技术参数

是否Rohs认证: 符合生命周期:Active
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:2.17
商用集成电路类型:AUDIO DEMODULATORBase Number Matches:1

SI4706-D50 数据手册

 浏览型号SI4706-D50的Datasheet PDF文件第4页浏览型号SI4706-D50的Datasheet PDF文件第5页浏览型号SI4706-D50的Datasheet PDF文件第6页浏览型号SI4706-D50的Datasheet PDF文件第8页浏览型号SI4706-D50的Datasheet PDF文件第9页浏览型号SI4706-D50的Datasheet PDF文件第10页 
Si4706-D50  
Table 5. 2-Wire Control Interface Characteristics1,2,3  
(VA = 2.7 to 5.5 V, VD = 1.62 to 3.6 V, TA = –20 to 85 °C)  
Parameter  
Symbol Test Condition  
Min  
0
Typ  
Max  
400  
Unit  
kHz  
µs  
SCLK Frequency  
SCLK Low Time  
SCLK High Time  
f
SCL  
t
1.3  
0.6  
0.6  
LOW  
t
µs  
HIGH  
SCLK Input to SDIO Setup  
t
t
µs  
SU:STA  
(START)  
SCLK Input to SDIO Hold  
0.6  
µs  
HD:STA  
(START)  
SDIO Input to SCLK Setup  
t
t
100  
0
900  
ns  
ns  
µs  
SU:DAT  
4, 5  
SDIO Input to SCLK Hold  
HD:DAT  
SU:STO  
SCLK Input to SDIO Setup  
t
0.6  
(STOP)  
STOP to START Time  
SDIO Output Fall Time  
t
1.3  
µs  
ns  
BUF  
t
250  
f:OUT  
Cb  
----------  
1pF  
20 + 0.1  
SDIO Input, SCLK Rise/Fall Time  
t
t
300  
ns  
f:IN  
r:IN  
Cb  
----------  
1pF  
20 + 0.1  
SCLK, SDIO Capacitive Loading  
Input Filter Pulse Suppression  
Notes:  
C
50  
50  
pF  
ns  
b
t
SP  
1. When VD = 0 V, SCLK and SDIO are low impedance.  
2. When selecting 2-wire mode, the user must ensure that a 2-wire start condition (falling edge of SDIO while SCLK is  
high) does not occur within 300 ns before the rising edge of RST.  
3. When selecting 2-wire mode, the user must ensure that SCLK is high during the rising edge of RST, and stays high  
until after the first start condition.  
4. The Si4706 delays SDIO by a minimum of 300 ns from the VIH threshold of SCLK to comply with the minimum tHD:DAT  
specification.  
5. The maximum tHD:DAT has only to be met when fSCL = 400 kHz. At frequencies below 400 kHz, tHD:DAT may be violated  
as long as all other timing parameters are met.  
Rev. 1.0  
7

与SI4706-D50相关器件

型号 品牌 描述 获取价格 数据表
SI4706-D50-GM SILICON Audio Demodulator,

获取价格

SI4707 SILICON Audio Single Chip Receiver, FM, 3 X 3 MM, 0.55 MM HEIGHT, ROHS COMPLIANT, QFN-20

获取价格

SI4708 SILICON Audio Demodulator, FM, CMOS, QFN-20

获取价格

SI4708-B-GM SILICON Receiver IC

获取价格

SI4708-B-GM(R) SILICON Receiver IC

获取价格

SI4708-C SILICON BROADCAST FM RADIO TUNER FOR PORTABLE APPLICATIONS

获取价格