5秒后页面跳转
SI3400-X-GMR PDF预览

SI3400-X-GMR

更新时间: 2024-01-22 19:45:10
品牌 Logo 应用领域
芯科 - SILICON 接口集成电路
页数 文件大小 规格书
20页 452K
描述
Interface Circuit, 5 X 5 MM, ROHS COMPLIANT, MO-220VHHB-1, QFN-20

SI3400-X-GMR 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:QFN包装说明:HVQCCN,
针数:20Reach Compliance Code:unknown
风险等级:5.62接口集成电路类型:INTERFACE CIRCUIT
JESD-30 代码:S-XQCC-N20长度:5 mm
功能数量:1端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):NOT SPECIFIED座面最大高度:0.9 mm
最大供电电压:5.5 V最小供电电压:4.5 V
标称供电电压:5 V表面贴装:YES
温度等级:INDUSTRIAL端子形式:NO LEAD
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:5 mm
Base Number Matches:1

SI3400-X-GMR 数据手册

 浏览型号SI3400-X-GMR的Datasheet PDF文件第4页浏览型号SI3400-X-GMR的Datasheet PDF文件第5页浏览型号SI3400-X-GMR的Datasheet PDF文件第6页浏览型号SI3400-X-GMR的Datasheet PDF文件第8页浏览型号SI3400-X-GMR的Datasheet PDF文件第9页浏览型号SI3400-X-GMR的Datasheet PDF文件第10页 
Si3400/Si3401  
Table 5. Electrical Characteristics  
Parameter  
Description  
Detection  
Min  
2.7  
14  
30  
62  
0
Typ  
2
Max  
11  
22  
42  
36  
79  
10  
25  
4
Unit  
Classification  
UVLO Turn Off  
UVLO Turn On  
Transient Surge  
VPORT < 10 V  
VPORT = 57 V  
Class 0  
V
VPORT  
1
µA  
µA  
Input Offset Current  
Diode bridge leakage  
Class 1  
9
12  
20  
30  
44  
3.1  
2
Class 2  
17  
26  
36  
mA  
IPORT Classification  
Class 3  
Class 4  
3
36 V < VPORT < 57 V  
Inrush  
mA  
mA  
IPORT Operating Current  
130  
4
Current Limit  
350 (Si3400)  
470 (Si3401)  
525  
550  
Operating  
mA  
Hotswap FET On-Resistance +  
36 V < VPORT < 57 V  
0.5  
1.4  
Ω
R
SENSE  
Power loss VPORT Threshold  
Switcher Frequency  
27  
30  
350  
50  
33  
V
kHz  
5
Maximum Switcher Duty Cycle  
ISOSSFT connected to  
VDD  
%
Switching FET On-Resistance  
0.3  
1.23  
0.86  
Ω
6
Regulated Feedback @ pin FB  
DC Avg.  
V
6
Regulated Output Voltage Tolerance  
Output voltage tolerance @  
VOUT  
–5  
5
%
Notes:  
1. Transient surge defined in IEC60060 as a 1000 V impulse of either polarity applied to CT1–CT2 or SP1–SP2. The  
shape of the impulse shall have a 300 ns full rise time and a 50 µs half fall time with 201 Ω source impedance.  
2. The classification currents are guaranteed only when recommended RCLASS resistors are used, as specified in  
Table 11.  
3. IPORT includes full operating current of switching regulator controller.  
4. The PD interface includes dual-level input current limit. At turn-on, before the HSO load capacitor is charged, the  
current limit is set at the inrush level. After the capacitor has been charged within ~1.25 V of VNEG, the operating  
current limit is engaged. This higher current limit remains active until the UVLO lower limit has been tripped or until the  
hotswap switch is sufficiently current-limited to cause a foldback of the HSO voltage.  
5. See “AN296: Using the Si3400/01 PoE PD Controller in Isolated and Non-Isolated Designs” for more information.  
6. Applies to non-isolated applications only (VOUT on schematic in Figure 1).  
Preliminary Rev. 0.91  
7

与SI3400-X-GMR相关器件

型号 品牌 描述 获取价格 数据表
SI3401 SILICON FULLY-INTEGRATED 802.3-COMPLIANT PD INTERFACE AND SWITCHING REGULATOR

获取价格

SI3401 MCC Tape: 3K/Reel, 120K/Ctn.;

获取价格

SI3401A MCC Tape: 3K/Reel, 120K/Ctn.;

获取价格

SI3401AHE3 MCC Tape: 3K/Reel, 120K/Ctn.;

获取价格

SI3401A-TP MCC Small Signal Field-Effect Transistor,

获取价格

SI3401-E1-GM SILICON Interface Circuit, 5 X 5 MM, ROHS COMPLIANT, MO-220VHHB-1, QFN-20

获取价格