5秒后页面跳转
SC16C554BIBM,157 PDF预览

SC16C554BIBM,157

更新时间: 2024-02-02 12:06:14
品牌 Logo 应用领域
恩智浦 - NXP 通信时钟数据传输先进先出芯片外围集成电路
页数 文件大小 规格书
56页 266K
描述
SC16C554B/554DB - 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs QFP 64-Pin

SC16C554BIBM,157 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:QFP包装说明:7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-414-1, LQFP-64
针数:64Reach Compliance Code:unknown
HTS代码:8542.31.00.01风险等级:5.76
Is Samacsys:N其他特性:ALSO OPERATES AT 2.5V AND 5V SUPPLY
地址总线宽度:3边界扫描:NO
最大时钟频率:80 MHz通信协议:ASYNC, BIT
最大数据传输速率:0.625 MBps外部数据总线宽度:8
JESD-30 代码:S-PQFP-G64JESD-609代码:e3
长度:7 mm低功率模式:NO
湿度敏感等级:1串行 I/O 数:4
端子数量:64最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装等效代码:QFP64,.35SQ,16
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):260电源:2.5/5 V
认证状态:Not Qualified座面最大高度:1.6 mm
子类别:Serial IO/Communication Controllers最大供电电压:3.63 V
最小供电电压:2.97 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.4 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:7 mmuPs/uCs/外围集成电路类型:SERIAL IO/COMMUNICATION CONTROLLER, SERIAL
Base Number Matches:1

SC16C554BIBM,157 数据手册

 浏览型号SC16C554BIBM,157的Datasheet PDF文件第7页浏览型号SC16C554BIBM,157的Datasheet PDF文件第8页浏览型号SC16C554BIBM,157的Datasheet PDF文件第9页浏览型号SC16C554BIBM,157的Datasheet PDF文件第11页浏览型号SC16C554BIBM,157的Datasheet PDF文件第12页浏览型号SC16C554BIBM,157的Datasheet PDF文件第13页 
SC16C554B/554DB  
Philips Semiconductors  
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs  
5.2 Pin description  
Table 2:  
Symbol  
Pin description  
Pin  
PLCC68 LQFP64 LQFP80 HVQFN48  
Type Description  
16/68  
31  
-
-
14  
I
16/68 Interface type select (input with internal  
pull-up). This input provides the 16 (Intel) or 68  
(Motorola) bus interface type select. The functions of  
IOR, IOW, INTA to INTD, and CSA to CSD are  
re-assigned with the logical state of this pin. When this  
pin is a logic 1, the 16 mode interface (16C554) is  
selected. When this pin is a logic 0, the 68 mode  
interface (68C554) is selected. When this pin is a logic  
0, IOW is re-assigned to R/W, RESET is re-assigned to  
RESET, IOR is not used, and INTA to INTD are  
connected in a wire-OR configuration. The wire-OR  
outputs are connected internally to the open drain IRQ  
signal output. This pin is not available on 64-pin  
packages which operate in the 16 mode only.  
A0  
A1  
A2  
34  
33  
32  
24  
23  
22  
48  
47  
46  
17  
16  
15  
I
I
I
I
Address 0 select bit. Internal registers address  
selection in 16 and 68 modes.  
Address 1 select bit. Internal registers address  
selection in 16 and 68 modes.  
Address 2 select bit. Internal registers address  
selection in 16 and 68 modes.  
A3  
A4  
20  
50  
-
-
-
-
9
Address 3 to Address 4 select bits. When the 68  
mode is selected, these pins are used to address or  
select individual UARTs (providing CS is a logic 0). In  
the 16 mode, these pins are re-assigned as chip  
selects, see CSB and CSC.  
31  
CDA  
CDB  
CDC  
CDD  
CS  
9
64  
18  
31  
49  
-
19  
42  
59  
2
-
I
I
Carrier Detect (active LOW). These inputs are  
associated with individual UART channels A through D.  
A logic 0 on this pin indicates that a carrier has been  
detected by the modem for that channel.  
27  
43  
61  
16  
-
24  
-
-
5
Chip Select (active LOW). In the 68 mode, this pin  
functions as a multiple channel chip enable. In this  
case, all four UARTs (A to D) are enabled when the CS  
pin is a logic 0. An individual UART channel is selected  
by the data contents of address bits A3 to A4. when the  
16 mode is selected (68-pin devices), this pin functions  
as CSA (see definition under CSA, CSB).  
CSA  
CSB  
CSC  
CSD  
16  
20  
50  
54  
7
28  
33  
68  
73  
5
I
Chip Select A, B, C, D (active LOW). This function is  
associated with the 16 mode only, and for individual  
channels ‘A’ through ‘D’. When in 16 mode, these pins  
enable data transfers between the user CPU and the  
SC16C554B/554DB for the channel(s) addressed.  
Individual UART sections (A, B, C, D) are addressed by  
providing a logic 0 on the respective CSA to CSD pin.  
When the 68 mode is selected, the functions of these  
pins are re-assigned. 68 mode functions are described  
under their respective name/pin headings.  
11  
38  
42  
9
31  
35  
SC16C554B_554DB_3  
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.  
Product data sheet  
Rev. 03 — 1 September 2005  
10 of 56  
 
 

与SC16C554BIBM,157相关器件

型号 品牌 描述 获取价格 数据表
SC16C554BIBS NXP 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs

获取价格

SC16C554BIBS,528 NXP SC16C554B/554DB - 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs QFN 4

获取价格

SC16C554BIBS,551 NXP SC16C554B/554DB - 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs QFN 4

获取价格

SC16C554BIBS,557 NXP SC16C554B/554DB - 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs QFN 4

获取价格

SC16C554DB NXP 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs

获取价格

SC16C554DBIA68 NXP 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs

获取价格