5秒后页面跳转
RTSX32SU-1CQ256M PDF预览

RTSX32SU-1CQ256M

更新时间: 2024-01-17 13:19:36
品牌 Logo 应用领域
ACTEL /
页数 文件大小 规格书
83页 735K
描述
RTSX-SU RadTolerant FPGAs (UMC)

RTSX32SU-1CQ256M 技术参数

生命周期:Active零件包装代码:QFP
包装说明:GQFF, TPAK256,3SQ,20针数:256
Reach Compliance Code:compliantECCN代码:3A001.A.2.C
HTS代码:8542.39.00.01风险等级:5.79
其他特性:32000 TYPICAL GATES AVAILABLE最大时钟频率:310 MHz
CLB-Max的组合延迟:1.2 nsJESD-30 代码:S-CQFP-F256
长度:36 mm可配置逻辑块数量:2880
等效关口数量:48000输入次数:227
逻辑单元数量:2880输出次数:227
端子数量:256最高工作温度:125 °C
最低工作温度:-55 °C组织:2880 CLBS, 48000 GATES
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:GQFF
封装等效代码:TPAK256,3SQ,20封装形状:SQUARE
封装形式:FLATPACK, GUARD RING电源:2.5,3.3/5 V
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
筛选级别:MIL-PRF-38535 Class V座面最大高度:3.3 mm
子类别:Field Programmable Gate Arrays最大供电电压:2.75 V
最小供电电压:2.25 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子形式:FLAT
端子节距:0.5 mm端子位置:QUAD
总剂量:100k Rad(Si) V宽度:36 mm
Base Number Matches:1

RTSX32SU-1CQ256M 数据手册

 浏览型号RTSX32SU-1CQ256M的Datasheet PDF文件第2页浏览型号RTSX32SU-1CQ256M的Datasheet PDF文件第3页浏览型号RTSX32SU-1CQ256M的Datasheet PDF文件第4页浏览型号RTSX32SU-1CQ256M的Datasheet PDF文件第5页浏览型号RTSX32SU-1CQ256M的Datasheet PDF文件第6页浏览型号RTSX32SU-1CQ256M的Datasheet PDF文件第7页 
v2.2  
RTSX-SU RadTolerant FPGAs (UMC)  
u
e
Designed for Space  
Features  
SEU-Hardened Registers Eliminate the Need to  
Implement Triple-Module Redundancy (TMR)  
Very Low Power Consumption (Up to 68 mW at  
Standby)  
Immune to Single-Event Upsets (SEU) to LETth  
3.3V and 5V Mixed Voltage  
Configurable I/O Support for 3.3V/5V PCI, LVTTL,  
TTL, and CMOS  
> 40 MeV-cm2/mg,  
SEU Rate < 10–10 Upset/Bit-Day in Worst-Case  
Geosynchronous Orbit  
5V Input Tolerance and 5V Drive Strength  
Slow Slew Rate Option  
Configurable Weak Resistor Pull-Up/Down for  
Tristated Outputs at Power-Up  
Up to 100 krad (Si) Total Ionizing Dose (TID)  
Parametric Performance Supported with Lot-  
Specific Test Data  
Hot-Swap  
Support  
Compliant  
with  
Cold-Sparing  
Single-Event Latch-Up (SEL) Immunity  
TM1019.5 Test Data Available  
QML Certified Devices  
Secure Programming Technology Prevents Reverse  
Engineering and Design Theft  
100% Circuit Resource Utilization with 100% Pin  
Locking  
Unique In-System Diagnostic and Verification  
Capability with Silicon Explorer II  
Low-Cost Prototyping Option  
Deterministic, User-Controllable Timing  
JTAG Boundary Scan Testing in Compliance with  
IEEE Standard 1149.1 – Dedicated JTAG Reset  
(TRST) Pin  
High Performance  
230 MHz System Performance  
310 MHz Internal Performance  
9.5 ns Input Clock to Output Pad  
Specifications  
0.25 µm Metal-to-Metal Antifuse Process (UMC)  
48,000 to 108,000 Available System Gates  
Up to 2,012 SEU-Hardened Flip-Flops  
Up to 360 User-Programmable I/O Pins  
Table 1 RTSX-SU Product Profile  
Device  
RTSX32SU  
RTSX72SU  
Capacity  
Typical Gates  
System Gates  
32,000  
48,000  
72,000  
108,000  
Logic Modules  
2,880  
1,800  
1,080  
6,036  
4,024  
2,012  
Combinatorial Cells  
SEU-Hardened Register Cells (Dedicated Flip-Flops)  
Maximum Flip-Flops  
Maximum User I/Os  
Clocks  
1,980  
227  
3
4,024  
360  
3
Quadrant Clocks  
Speed Grades  
0
4
Std., –1  
Std., –1  
Package (by pin count)  
CQFP  
CCGA  
CCLG  
84, 208, 256  
256  
208, 256  
624  
March 2006  
i
© 2006 Actel Corporation  
See the Actel website for the latest version of the datasheet  

与RTSX32SU-1CQ256M相关器件

型号 品牌 描述 获取价格 数据表
RTSX32SU-CC256B ACTEL RTSX-SU RadTolerant FPGAs (UMC)

获取价格

RTSX32SU-CC256E ACTEL RTSX-SU RadTolerant FPGAs (UMC)

获取价格

RTSX32SU-CC256M ACTEL RTSX-SU RadTolerant FPGAs (UMC)

获取价格

RTSX32SU-CG256B ACTEL RTSX-SU RadTolerant FPGAs (UMC)

获取价格

RTSX32SU-CG256E ACTEL RTSX-SU RadTolerant FPGAs (UMC)

获取价格

RTSX32SU-CG256M ACTEL RTSX-SU RadTolerant FPGAs (UMC)

获取价格