RT9088B
Note 1. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.
These are stress ratings only, and functional operation of the device at these or any other conditions beyond those
indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating
conditions may affect device reliability.
Note 2. θJA is measured under natural convection (still air) at TA = 25°C with the component mounted on a high effective-
thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. θJC is measured at the
exposed pad of the package.
Note 3. Devices are ESD sensitive. Handling precaution is recommended.
Note 4. The device is not guaranteed to function outside its operating conditions.
Note 5. tDELAY is the period from EN turn on to VOUT rising as shown in below diagram. While TSS is the rising period of VOUT
,
the formula used to calculated this rising period is TSS = (VOUT x COUT)/ILIM. It's base on the value of output capacitor
COUT, the settled output voltage VOUT and the output current limit ILIM.
VCNTL
REFOUT
EN
T
SS
VOUT
T
SS
= (V
x C ) / I
OUT LIM
OUT
t
DELAY
Copyright 2020 Richtek Technology Corporation. All rights reserved.
©
is a registered trademark of Richtek Technology Corporation.
www.richtek.com
6
DS9088B-00 March 2020