5秒后页面跳转
RT54SX72S-CQ256M PDF预览

RT54SX72S-CQ256M

更新时间: 2024-09-25 06:08:51
品牌 Logo 应用领域
ACTEL /
页数 文件大小 规格书
84页 658K
描述
RTSX-S RadTolerant FPGAs

RT54SX72S-CQ256M 数据手册

 浏览型号RT54SX72S-CQ256M的Datasheet PDF文件第2页浏览型号RT54SX72S-CQ256M的Datasheet PDF文件第3页浏览型号RT54SX72S-CQ256M的Datasheet PDF文件第4页浏览型号RT54SX72S-CQ256M的Datasheet PDF文件第5页浏览型号RT54SX72S-CQ256M的Datasheet PDF文件第6页浏览型号RT54SX72S-CQ256M的Datasheet PDF文件第7页 
v2.2  
RTSX-S RadTolerant FPGAs  
u
e
Designed for Space  
Features  
SEU-Hardened Registers Eliminate the Need to  
Implement Triple-Module Redundancy (TMR)  
Very Low Power Consumption (Up to 68 mW at  
Standby)  
Immune to Single-Event Upsets (SEU) to LETth  
3.3V and 5V Mixed Voltage  
Configurable I/O Support for 3.3V/5V PCI, LVTTL,  
TTL, and CMOS  
> 40 MeV-cm2/mg,  
SEU Rate < 10–10 Upset/Bit-Day in Worst-Case  
Geosynchronous Orbit  
5V Input Tolerance and 5V Drive Strength  
Slow Slew Rate Option  
Configurable Weak Resistor Pull-Up/Down for  
Tristated Outputs at Power-Up  
Up to 100 krad (Si) Total Ionizing Dose (TID)  
Parametric Performance Supported with Lot-  
Specific Test Data  
Hot-Swap  
Support  
Compliant  
with  
Cold-Sparing  
Single-Event Latch-Up (SEL) Immunity  
TM1019.5 Test Data Available  
QML Certified Devices  
Secure Programming Technology Prevents Reverse  
Engineering and Design Theft  
100% Circuit Resource Utilization with 100% Pin  
Locking  
Unique In-System Diagnostic and Verification  
Capability with Silicon Explorer II  
Low-Cost Prototyping Option  
Deterministic, User-Controllable Timing  
JTAG Boundary Scan Testing in Compliance with  
IEEE Standard 1149.1 – Dedicated JTAG Reset  
(TRST) Pin  
High Performance  
230 MHz System Performance  
310 MHz Internal Performance  
9.5 ns Input Clock to Output Pad  
Specifications  
0.25 µm Metal-to-Metal Antifuse Process  
48,000 to 108,000 Available System Gates  
Up to 2,012 SEU-Hardened Flip-Flops  
Up to 360 User-Programmable I/O Pins  
Table 1 RTSX-S Product Profile  
Device  
RT54SX32S  
RT54SX72S  
Capacity  
Typical Gates  
System Gates  
32,000  
48,000  
72,000  
108,000  
Logic Modules  
2,880  
1,800  
1,080  
6,036  
4,024  
2,012  
Combinatorial Cells  
SEU-Hardened Register Cells (Dedicated Flip-Flops)  
Maximum Flip-Flops  
Maximum User I/Os  
Clocks  
1,980  
227  
3
4,024  
360  
3
Quadrant Clocks  
Speed Grades  
0
4
Std., –1  
Std., –1  
Package (by pin count)  
CQFP  
CCGA  
CCLG  
208, 256  
256  
208, 256  
624  
November 2004  
i
© 2004 Actel Corporation  
See Actel’s website for the latest version of the datasheet  

与RT54SX72S-CQ256M相关器件

型号 品牌 获取价格 描述 数据表
RT55 VISHAY

获取价格

Wirewound Rheostat/Potentiometer
RT55_08 VISHAY

获取价格

Wirewound Rheostat/Potentiometer
RT55_16 VISHAY

获取价格

Wirewound Rheostat / Potentiometer
RT5508 RICHTEK

获取价格

暂无描述
RT5509 RICHTEK

获取价格

暂无描述
RT550PD RFHIC

获取价格

Power Transistor
RT5510 RICHTEK

获取价格

Audio Amplifier with IV Sense
RT5512B RICHTEK

获取价格

Audio Amplifier with IV Sense
RT-555-3 TE

获取价格

High Temperature, Heat-Shrinkable, Fluid Resistant Sealing Sleeves
RT5601BBB-011 ETC

获取价格