5秒后页面跳转
PT7V4050TACGA22.579/16.665 PDF预览

PT7V4050TACGA22.579/16.665

更新时间: 2024-01-19 11:51:23
品牌 Logo 应用领域
美台 - DIODES 光电二极管
页数 文件大小 规格书
7页 127K
描述
PLL/Frequency Synthesis Circuit,

PT7V4050TACGA22.579/16.665 技术参数

生命周期:Obsolete包装说明:DIP,
Reach Compliance Code:compliant风险等级:5.67
Is Samacsys:N其他特性:SEATED HEIGHT CALCULATED
模拟集成电路 - 其他类型:PHASE DETECTORJESD-30 代码:R-PDIP-T16
长度:20.32 mm功能数量:1
端子数量:16最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE座面最大高度:4.58 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
温度等级:COMMERCIAL端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
宽度:7.62 mmBase Number Matches:1

PT7V4050TACGA22.579/16.665 数据手册

 浏览型号PT7V4050TACGA22.579/16.665的Datasheet PDF文件第2页浏览型号PT7V4050TACGA22.579/16.665的Datasheet PDF文件第3页浏览型号PT7V4050TACGA22.579/16.665的Datasheet PDF文件第4页浏览型号PT7V4050TACGA22.579/16.665的Datasheet PDF文件第5页浏览型号PT7V4050TACGA22.579/16.665的Datasheet PDF文件第6页浏览型号PT7V4050TACGA22.579/16.665的Datasheet PDF文件第7页 
Data Sheet  
PT7V4050  
PLL with quartz stabilized VCXO  
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||  
Features  
Description  
PLL with quartz stabilized VCXO  
The device is composed of a phase-lock loop with an  
integrated VCXO for use in clock recovery, data re-  
timing, frequency translation and clock smoothing  
applications in telecom and datacom systems.  
Loss of signals alarm  
Return to nominal clock upon LOS  
Input data rates from 8 kb/s to 65 Mb/s  
Tri-state output  
Crystal Frequencies Supported: 12.000~50.000 MHz.  
User defined PLL loop response  
NRZ data compatible  
Single +5.0V power supply  
Block Diagram  
RCLK  
CLKIN  
DATAIN  
Phase Detector &  
Loss Of Signal  
Circuit  
RDATA  
LOS  
HIZ  
PHO  
CLK1  
VC  
LOSIN  
VCXO  
Divider  
CLK2  
OPN  
OPP  
Op  
Amp  
OPOUT  
Ordering Information  
Frequencies using at CLK1 (MHz)  
PT7V4050  
T
B
C
G
A
49.408 / 12.352  
CLK2 Frequency  
12.000  
12.288  
16.384  
18.936  
24.576  
30.720  
38.880  
47.457  
12.624  
16.777  
20.000  
24.704  
32.000  
40.000  
49.152  
19.440  
13.00  
16.896  
20.480  
25.000  
32.768  
41.2416  
49.408  
35.328  
16.000  
17.920  
22.1184  
27.000  
33.330  
41.943  
50.000  
40.960  
16.128  
18.432  
22.579  
28.000  
34.368  
44.736  
DeviceType  
CLK1 Frequency  
16-pinclock recoverymodule  
A: 5.0V supply voltage  
B: 3.3V supply voltage  
PackageLeads  
T: Thru-Hole  
G: Surface Mount  
C: 20ppm  
±
F: 32ppm  
±
CLK2 Divider  
±
G: 50ppm  
H:  
A: Divide by 2 E: Divide by 32  
B: Divide by 4 F: Divide by 64  
C: Divide by 8 G: Divide by 128  
D: Divide by 16 H: Divide by 256  
K: Disable  
±
100ppm  
Temperature Range  
Note: CLK1 up to 40.960MHz for both 5V and  
°
°
C
C: 0 C to 70  
o
o
3.3V for temperature -40 Cto 85 C; CLK1 up to  
°
°
C
T: -40 C to 85  
o
o
50MHz for both 5V and 3.3V for temperature 0 C to 70 C.  
PT0125(02/06)  
Ver:2  
1

与PT7V4050TACGA22.579/16.665相关器件

型号 品牌 获取价格 描述 数据表
PT7V4050TACGB22.579/19.440 DIODES

获取价格

PLL/Frequency Synthesis Circuit,
PT7V4050TACGB28.000/23.7285 DIODES

获取价格

PLL/Frequency Synthesis Circuit,
PT7V4050TACGB28.000/24.576 DIODES

获取价格

PLL/Frequency Synthesis Circuit,
PT7V4050TACGB41.943/22.368 DIODES

获取价格

PLL/Frequency Synthesis Circuit,
PT7V4050TACGB49.408/16.000 DIODES

获取价格

PLL/Frequency Synthesis Circuit,
PT7V4050TACHA16.777/25.000 DIODES

获取价格

PLL/Frequency Synthesis Circuit,
PT7V4050TACHA41.943/22.368 DIODES

获取价格

PLL/Frequency Synthesis Circuit,
PT7V4050TACHA44.736/24.704 DIODES

获取价格

PLL/Frequency Synthesis Circuit,
PT7V4050TACHA49.408/17.664 DIODES

获取价格

PLL/Frequency Synthesis Circuit,
PT7V4050TACHA49.408/19.440 DIODES

获取价格

PLL/Frequency Synthesis Circuit,