Datasheet > PI6C9910-5

PI6C9910-5

更新时间： 2024-09-30 23:27:39

品牌	Logo	应用领域
其他 - ETC		时钟驱动器
页数	文件大小	规格书
6页	179K
描述
Clock IC \| 100 MHz. 8 Output Zero-Delay PLL Clock Driver. TLL outputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PI6C9910-5 数据手册

PI6C9910

Zero-Delay Clock Buffer

Features

Description

• Zero input to output delay

• Eight clock copies from one clock input

• 15 - 80 MHz output operation

• Fifty percent duty cycle

The PI6C9910 is a low-skew clock driver designed to simplify

clockdistributioninsystemsrequiringnearsynchronousclocks. A

typical application is in SDRAM modules. Each of the eight

outputs (Q0-Q7) can drive individual 50Ω transmission lines with

minimal distortion or skew, and full 5V swing.

• Low skew (< 250ps typ.)

An on-chip phase-locked loop (PLL) synchronizes the feedback

(FB)tothereference(REF)input,achieving“zero-delay”buffered

outputs.

• V = 5.0V +/- 10%, T = 0° to 70°

• Low jitter (< 250 ps cycle to cycle), < 60ps RMS

• Low noise unbalanced drive outputs (PI6C9910-5)

• Low noise balanced drive outputs (PI6C9910A)

• Packagesavailable:

InsertinganexternalcounterbetweenanyoftheQxoutputsandthe

FB pin allows for generation of eight synchronous clock copies

whose frequency is a multiple of a lower frequency REF input.

–24-pin300milwideSOIC(S)

• CompatiblewithCypressCY7B9910-5

The voltage-controlled oscillator (VCO) frequency is determined

by the filtered ouput coming from the Phase/Frequency Detector.

The frequency select (FS) input sets the VCO operating range.

Test Mode

In normal operation the TEST pin is tied to ground. For testing

purposes it can have a removable jumper to ground or a 100Ω

pull-down resistor. When the TEST pin is driven HIGH, the VCO

output is disconnected, and all eight outputs (Q0-Q7) are directly

driven from the REF input.

PI6C9910-5 has unbalanced output drivers (TTL), and is fully

compatiblewiththeCypressCY7B9910-5.ThePI6C9910Afeatures

balanced-drive outputs (CMOS) for improved rise/fall time

symmetry.

The FS and TEST inputs have internal pull-up resistors.

Block Diagram

Pinout

TEST

REF

V_CCQ

V_CCN

GND

TEST

GND

V_CCN

GND

Phase

Freq.

Det

Filter

Voltage

Controlled

Oscillator

REF

GND

V_CCN

PS8341C

07/31/03

12 3 4 5 6

中文翻译

下载PDF

与PI6C9910-5相关器件

型号	品牌	获取价格	描述	数据表
PI6C9910-5H	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 8 True Output(s), 0 Inverted Output(s), BICMOS, PDSO24,
PI6C9910-5HX	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 8 True Output(s), 0 Inverted Output(s), PDSO24, 5.30 MM
PI6C9910-5S	ETC	获取价格	Eight Distributed-Output Clock Driver
PI6C9910-5SX	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 8 True Output(s), 0 Inverted Output(s), PDSO24, 0.300 I
PI6C9910A	ETC	获取价格	Clock IC \| 100 MHz. 8 Output Zero-Delay PLL Clock Driver. Balanced CMOS outputs
PI6C9910AH	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 8 True Output(s), 0 Inverted Output(s), BICMOS, PDSO24,
PI6C9910AHX	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 8 True Output(s), 0 Inverted Output(s), PDSO24, 5.30 MM
PI6C9910AS	ETC	获取价格	Eight Distributed-Output Clock Driver
PI6C9910ASX	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 8 True Output(s), 0 Inverted Output(s), PDSO24, 0.300 I
PI6C9910H	ETC	获取价格	Eight Distributed-Output Clock Driver

与PI6C9910-5相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

34
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

28
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

27
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

38

产品中心

服务支持

精选活动

关于我们

帮助中心

PI6C9910-5

PI6C9910-5 数据手册

与PI6C9910-5相关器件

与PI6C9910-5相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PI6C9910-5

PI6C9910-5 数据手册

与PI6C9910-5相关器件

与PI6C9910-5相关文章

您还可以找

您在本页遇到什么问题？