Datasheet > PEEL22CV10A-15

PEEL22CV10A-15

更新时间： 2024-11-23 22:11:35

品牌	Logo	应用领域
其他 - ETC		/
页数	文件大小	规格书
10页	242K
描述
CMOS Programmable Electrically Erasable Logic Device

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PEEL22CV10A-15 数据手册

Commercial/

Industrial

-7/-10/-15/-25

PEEL™ 22CV10A

CMOS Programmable Electrically Erasable Logic Device

Features

■

High Speed/Low Power

■

Architectural Flexibility

- 132 product term X 44 input AND array

- Up to 22 inputs and 10 outputs

- Speeds ranging from 7ns to 25ns

- Power as low as 30mA at 25MHz

- Up to 12 configurations per macrocell

- Synchronous preset, asynchronous clear

- Independent output enables

■

Electrically Erasable Technology

- Superior factory testing

- Reprogrammable in plastic package

- Reduces retrofit and development costs

- 24-pin DIP/SOIC/TSSOP and 28-pin PLCC

■

Application Versatility

- Replaces random logic

- Pin and JEDEC compatible with 22V10

- Enhanced Architecture fits more logic

than ordinary PLDs

■

Development/Programmer Support

- Third party software and programmers

- ICT PLACE Development Software

General Description

The PEEL™22CV10A is a Programmable Electrically Eras-

able Logic (PEEL™) device providing an attractive alterna-

tive to ordinary PLDs. The PEEL™22CV10A offers the

performance, flexibility, ease of design and production

practicality needed by logic designers today. The

PEEL™22CV10A is available in 24-pin DIP, SOIC, TSSOP

and 28-pin PLCC packages (see Figure 1), with speeds

ranging from 7ns to 25ns and with power consumption as

low as 30mA. EE-reprogrammability provides the conve-

nience of instant reprogramming for development and a

reusable production inventory, minimizing the impact of

programming changes or errors. EE-reprogrammability

also improves factory testability, thus ensuring the highest

quality possible. The PEEL™22CV10A is JEDEC file com-

patible with standard 22V10 PLDs. Eight additional configu-

rations per macrocell (a total of 12) are also available by

using the “+” software/programming option (i.e.,

22CV10A+). The additional macrocell configurations allow

more logic to be put into every design. Programming and

development support for the PEEL™22CV10A are pro-

vided by popular third-party programmers and develop-

ment software. ICT also offers free PLACE development

software.

Figure 1. Pin Configuration

Figure 2. Block Diagram

I/CLK

VCC

I/O

GND

TSSOP

DIP

SOIC

PLCC

*Optional extra ground pin for

-7/I-7 speed grade.

04-02-009F

1 of 10

12 3 4 5 6 7...10

中文翻译

下载PDF

与PEEL22CV10A-15相关器件

型号	品牌	获取价格	描述	数据表
PEEL22CV10A-25	ETC	获取价格	CMOS Programmable Electrically Erasable Logic Device
PEEL22CV10A-7	ETC	获取价格	CMOS Programmable Electrically Erasable Logic Device
PEEL22CV10AC-10	AMI	获取价格	EE PLD, 10ns, CMOS, CDIP24, 0.300 INCH, CERAMIC, DIP-24
PEEL22CV10AC-15	AMI	获取价格	EE PLD, 15ns, CMOS, CDIP24, 0.300 INCH, CERAMIC, DIP-24
PEEL22CV10AC-7	AMI	获取价格	EE PLD, 7.5ns, CMOS, CDIP24, 0.300 INCH, CERAMIC, DIP-24
PEEL22CV10ACI-15	AMI	获取价格	EE PLD, 15ns, CMOS, CDIP24, 0.300 INCH, CERAMIC, DIP-24
PEEL22CV10AD-10	ETC	获取价格	Electrically-Erasable PLD
PEEL22CV10AD-15	ETC	获取价格	Electrically-Erasable PLD
PEEL22CV10AD-7	ETC	获取价格	Electrically-Erasable PLD
PEEL22CV10AI-10	ETC	获取价格	CMOS Programmable Electrically Erasable Logic Device

与PEEL22CV10A-15相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

38
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

30
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

58
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

54

产品中心

服务支持

精选活动

关于我们

帮助中心

PEEL22CV10A-15

PEEL22CV10A-15 数据手册

与PEEL22CV10A-15相关器件

与PEEL22CV10A-15相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PEEL22CV10A-15

PEEL22CV10A-15 数据手册

与PEEL22CV10A-15相关器件

与PEEL22CV10A-15相关文章

您还可以找

您在本页遇到什么问题？