5秒后页面跳转
捷配首页

Datasheet > PDU-14F-.5
PDU-14F-.5 PDF预览

PDU-14F-.5

更新时间： 2024-01-25 07:20:09
品牌 Logo 应用领域
DATADELAY 光电二极管逻辑集成电路延迟线
页数 文件大小 规格书
5页 204K
描述
Active Delay Line, Programmable, 1-Func, 15-Tap, Complementary Output, TTL, PDIP24, DIP-24

阅读下载

中文翻译

获取价格

PDU-14F-.5 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：DIP
包装说明：DIP-24针数：24
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.22其他特性：WITH EBAR
系列：F输入频率最大值（fmax）：303.03 MHz
JESD-30 代码：R-PDIP-T24JESD-609代码：e3
长度：32.258 mm逻辑集成电路类型：ACTIVE DELAY LINE
功能数量：1抽头/阶步数：15
端子数量：24最高工作温度：70 °C
最低工作温度：输出极性：COMPLEMENTARY
封装主体材料：PLASTIC/EPOXY封装代码：DIP
封装等效代码：DIP14,.3封装形状：RECTANGULAR
封装形式：IN-LINE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：5 V最大电源电流（ICC）：74 mA
可编程延迟线：YESProp。Delay @ Nom-Sup：17 ns
认证状态：Not Qualified座面最大高度：7.747 mm
子类别：Delay Lines最大供电电压 (Vsup)：5.25 V
最小供电电压 (Vsup)：4.75 V标称供电电压 (Vsup)：5 V
表面贴装：NO技术：TTL
温度等级：COMMERCIAL端子面层：TIN
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
总延迟标称（td）：16.5 ns宽度：7.62 mm
Base Number Matches：1

PDU-14F-.5 数据手册

 浏览型号PDU-14F-.5的Datasheet PDF文件第2页浏览型号PDU-14F-.5的Datasheet PDF文件第3页浏览型号PDU-14F-.5的Datasheet PDF文件第4页浏览型号PDU-14F-.5的Datasheet PDF文件第5页 
PDU14F  
4-BIT PROGRAMMABLE  
DELAY LINE  
(SERIES PDU14F)  
FEATURES  
PINOUT / PACKAGES  
OUT/  
OUT  
EN/  
VCC  
A0  
1
2
3
4
5
6
7
8
9
24  
23  
22  
21  
20  
19  
18  
17  
16  
Digitally programmable in 16 delay steps  
Monotonic delay-versus-address variation  
Two separate outputs: inverting & non-inverting  
Precise and stable delays  
PDU14F-xx  
DIP  
PDU14F-xxA4  
Gull-Wing  
PDU14F-xxB4  
J-Lead  
PDU14F-xxM  
Military DIP  
PDU14F-xxMC4  
Military Gull-Wing  
A1  
GND  
N/C  
IN  
A2  
Input & outputs fully TTL interfaced & buffered  
VCC  
N/C  
N/C  
N/C  
VCC  
A3  
10 T2L fan-out capability  
Fits standard 24-pin DIP socket  
Auto-insertable  
N/C  
GND  
N/C  
N/C  
EN/  
10 15  
11 14  
12 13  
N/C  
N/C  
GND  
FUNCTIONAL DESCRIPTION  
PIN DESCRIPTIONS  
The PDU14F-series device is a 4-bit digitally programmable delay line.  
The delay, TDA, from the input pin (IN) to the output pins (OUT, OUT/)  
depends on the address code (A3-A0) according to the following formula:  
IN  
Delay Line Input  
OUT Non-inverted Output  
OUT/ Inverted Output  
A0-A3 Address Bits  
TDA = TD0 + TINC * A  
EN/  
Output Enable  
VCC +5 Volts  
GND Ground  
where A is the address code, TINC is the incremental delay of the device,  
and TD0 is the inherent delay of the device. The incremental delay is  
specified by the dash number of the device and can range from 0.5ns through 100ns, inclusively. The  
enable pins (EN/) are held LOW during normal operation. These pins must always be in the same state  
and may be tied together externally. When these signals are brought HIGH, OUT and OUT/ are forced into  
LOW and HIGH states, respectively. The address is not latched and must remain asserted during normal  
operation.  
DASH NUMBER SPECIFICATIONS  
SERIES SPECIFICATIONS  
Part  
Number  
Delay  
Per Step (ns)  
0.5 0.3  
0.78 0.4  
1 0.5  
2 0.5  
4 1.0  
5 1.0  
10 1.5  
15 1.5  
20 2.0  
30 3.0  
40 4.0  
50 5.0  
100 10.0  
Total Delay  
Change (ns)  
7.5 1.0  
11.7 1.0  
15 1.0  
30 1.5  
60 3.0  
75 3.8  
150 7.5  
225 11.3  
300 15.0  
450 22.5  
600 30.0  
750 37.5  
1,500 75.0  
Total programmed delay tolerance: 5% or 1ns,  
whichever is greater  
Inherent delay (TD0): 9ns typical (OUT)  
8ns typical (OUT/)  
PDU14F-.5  
PDU14F-0.78  
PDU14F-1  
PDU14F-2  
PDU14F-4  
PDU14F-5  
PDU14F-10  
PDU14F-15  
PDU14F-20  
PDU14F-30  
PDU14F-40  
PDU14F-50  
PDU14F-100  
Setup time and propagation delay:  
Address to input setup (TAIS):  
5ns  
Disable to output delay (TDISO): 6ns typ. (OUT)  
Operating temperature: 0to 70C  
Temperature coefficient: 100PPM/C (excludes TD0)  
Supply voltage VCC: 5VDC 5%  
Supply current: ICCH = 74ma  
ICCL = 30ma  
Minimum pulse width: 10% of total delay  
NOTE: Any dash number between .5 and 100 not  
shown is also available.  
2013 Data Delay Devices  
Doc #97002  
1/24/2013  
DATA DELAY DEVICES, INC.  
3 Mt. Prospect Ave. Clifton, NJ 07013  
1
12345

中文翻译

下载PDF

与PDU-14F-.5相关器件

型号 品牌 获取价格 描述 数据表
PDU14F-.5A4 DATADELAY

获取价格

 		Passive Delay Line, Programmable, 1-Func, 15-Tap, Complementary Output, TTL,
PDU14F-.5B4 DATADELAY

获取价格

 		Passive Delay Line, Programmable, 1-Func, 15-Tap, Complementary Output, TTL,
PDU-14F-.5MC4 DATADELAY

获取价格

 		Active Delay Line, Programmable, 1-Func, 15-Tap, Complementary Output, TTL,
PDU14F-.5MC4 DATADELAY

获取价格

 		PASSIVE DELAY LINE, COMPLEMENTARY OUTPUT, DSO24
PDU-14F-.5ME9 DATADELAY

获取价格

 		Active Delay Line, Programmable, 1-Func, 15-Tap, Complementary Output, TTL, LOW PROFILE, D
PDU-14F-1 ETC

获取价格

 		Programmable Delay Line
PDU-14F-10 ETC

获取价格

 		Programmable Delay Line
PDU14F-10 DATADELAY

获取价格

 		PASSIVE DELAY LINE, COMPLEMENTARY OUTPUT, DIP24, DIP-24
PDU-14F-100 ETC

获取价格

 		Programmable Delay Line
PDU-14F-100MC4 DATADELAY

获取价格

 		Active Delay Line, Programmable, 1-Func, 15-Tap, Complementary Output, TTL,

与PDU-14F-.5相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证