5秒后页面跳转
PDM31034SA12SOI PDF预览

PDM31034SA12SOI

更新时间: 2024-01-28 10:39:13
品牌 Logo 应用领域
IXYS 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
8页 232K
描述
Standard SRAM, 128KX8, 12ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32

PDM31034SA12SOI 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOJ
包装说明:0.400 INCH, PLASTIC, SOJ-32针数:32
Reach Compliance Code:compliantECCN代码:3A991.B.2.B
HTS代码:8542.32.00.41风险等级:5.13
最长访问时间:12 nsI/O 类型:COMMON
JESD-30 代码:R-PDSO-J32长度:20.98 mm
内存密度:1048576 bit内存集成电路类型:STANDARD SRAM
内存宽度:8功能数量:1
端子数量:32字数:131072 words
字数代码:128000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:128KX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装等效代码:SOJ32,.44封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
认证状态:Not Qualified座面最大高度:3.68 mm
最大待机电流:0.005 A最小待机电流:3 V
子类别:SRAMs最大压摆率:0.115 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:J BEND端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:10.16 mmBase Number Matches:1

PDM31034SA12SOI 数据手册

 浏览型号PDM31034SA12SOI的Datasheet PDF文件第2页浏览型号PDM31034SA12SOI的Datasheet PDF文件第3页浏览型号PDM31034SA12SOI的Datasheet PDF文件第4页浏览型号PDM31034SA12SOI的Datasheet PDF文件第5页浏览型号PDM31034SA12SOI的Datasheet PDF文件第6页浏览型号PDM31034SA12SOI的Datasheet PDF文件第8页 
PRELIMINARY  
PDM31034  
Write Cycle No. 3 (Chip Enable Controlled)  
t
WC  
1
2
ADDR  
t
t
AH  
AW  
t
t
AS  
CW  
CE  
t
WP  
t
WE  
3
t
DS  
DH  
D
IN  
DATA VALID  
4
HIGH-Z  
D
OUT  
NOTE: Output Enable (OE) is inactive (high)  
5
AC Electrical Characteristics  
6
Description  
-9  
-10  
-12  
-15  
-20  
WRITE Cycle  
Sym  
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units  
WRITE cycle time  
t
t
9
8
8
0
0
7
5
0
0
10  
9
12  
10  
10  
0
15  
11  
11  
0
20  
12  
12  
0
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
7
WC  
Chip enable active time  
Address valid to end of write  
Address setup time  
CW  
t
9
AW  
t
0
AS  
AH  
WP  
8
Address hold from end of write  
Write pulse width  
t
0
0
0
0
t
t
8
9
10  
8
11  
9
Data setup time  
t
6
7
DS  
9
Data hold time  
0
0
0
0
DH  
(1,3)  
(1,3)  
Write disable to output in low Z  
t
0
0
0
0
LZWE  
HZWE  
Write enable to output in high Z  
t
6
7
7
8
9
10  
11  
12  
NOTES: (For two previous Electrical Characteristics tables)  
1. The parameter is tested with C = 5 pF as shown in Figure 2. Transition is measured ±200 mV from steady state voltage.  
L
2. At any given temperature and voltage condition, t  
3. This parameter is sampled.  
is less than t  
.
HZCE  
LZCE  
4. WE is high for a READ cycle.  
5. The device is continuously selected. Chip Enable is held in their active state.  
6. The address is valid prior to or coincident with the latest occuring Chip Enable.  
Rev. 1.3  
7

与PDM31034SA12SOI相关器件

型号 品牌 描述 获取价格 数据表
PDM31034SA12SOTY IXYS Standard SRAM, 128KX8, 12ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32

获取价格

PDM31034SA12T IXYS Standard SRAM, 128KX8, 12ns, CMOS, PDSO32, PLASTIC, TSOP2-32

获取价格

PDM31034SA12TITR IXYS Standard SRAM, 128KX8, 12ns, CMOS, PDSO32, PLASTIC, TSOP2-32

获取价格

PDM31034SA12TITY IXYS Standard SRAM, 128KX8, 12ns, CMOS, PDSO32, PLASTIC, TSOP2-32

获取价格

PDM31034SA12TSOI IXYS Standard SRAM, 128KX8, 12ns, CMOS, PDSO32, 0.300 INCH, PLASTIC, SOJ-32

获取价格

PDM31034SA12TSOITY IXYS Standard SRAM, 128KX8, 12ns, CMOS, PDSO32, 0.300 INCH, PLASTIC, SOJ-32

获取价格