5秒后页面跳转
PCD50922 PDF预览

PCD50922

更新时间: 2024-01-18 10:47:31
品牌 Logo 应用领域
恩智浦 - NXP 控制器
页数 文件大小 规格书
16页 93K
描述
Low cost; low power DECT baseband controllers ABC-PRO

PCD50922 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:LFQFP, QFP80,.55SQ,20针数:80
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.84JESD-30 代码:S-PQFP-G80
JESD-609代码:e3长度:12 mm
功能数量:1端子数量:80
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP80,.55SQ,20封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH电源:3/3.3 V
认证状态:Not Qualified座面最大高度:1.6 mm
子类别:Other Telecom ICs表面贴装:YES
技术:CMOS电信集成电路类型:CORDLESS TELEPHONE BASEBAND CIRCUIT
端子面层:TIN端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
宽度:12 mm

PCD50922 数据手册

 浏览型号PCD50922的Datasheet PDF文件第4页浏览型号PCD50922的Datasheet PDF文件第5页浏览型号PCD50922的Datasheet PDF文件第6页浏览型号PCD50922的Datasheet PDF文件第8页浏览型号PCD50922的Datasheet PDF文件第9页浏览型号PCD50922的Datasheet PDF文件第10页 
Philips Semiconductors  
Objective specification  
Low cost; low power DECT baseband  
controllers (ABC-PRO)  
PCD509x2/zuu/v family  
5.2  
Pin description  
Table 1 LQFP80 package  
STATE  
AFTER  
SUPPLY  
DOMAIN  
SYMBOL  
P1.1/INT3  
PIN  
I/O  
DESCRIPTION  
RESET(1)  
1
2
3
4
5
6
7
8
I/O  
I/O  
I
HIGH  
HIGH  
VDD(P1,P3) 80C51 port pin/external interrupt 3  
VDD(P1,P3) 80C51 port pin/external interrupt 2  
P1.0/INT2  
M_RESET  
ANT_SW0  
ANT_SW1  
T_ENABLE  
T_PWR  
VDDD  
master reset input (Schmitt trigger)  
antenna switch 0  
O
O
O
O
O
HIGH  
HIGH  
HIGH  
LOW  
LOW  
VDD(RF)  
VDD(RF)  
VDD(RF)  
VDD(RF)  
VDD(RF)  
antenna switch 1  
enable transmitter  
switch transmitter power  
GPP  
general purpose pin used for the following:  
100 Hz signal related to DECT frame timing  
VCO band switch  
CLK100  
VCO_BND_SW  
GP_CLK7  
GP_CLK3  
GP_CLK05  
R_SLICED  
on/of  
6.912 MHz general purpose clock  
3.456 MHz general purpose clock  
576 kHz general purpose clock  
ABS bitslice comparator output  
static high/low.  
S_ENABLE  
S_DATA  
9
O
O
O
O
O
O
O
LOW  
LOW  
LOW  
LOW  
HIGH  
HIGH  
LOW  
VDD(RF)  
VDD(RF)  
VDD(RF)  
VDD(RF)  
VDD(RF)  
VDD(RF)  
VDD(RF)  
synthesizer enable  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
serial synthesizer data  
S_CLK  
clock for serial synthesizer interface  
switch synthesizer power  
S_PWR  
R_ENABLE  
R_PWR  
enable receiver  
switch receiver power  
SLICE_CTR  
VDD(RF)  
switch slicer time constant  
positive supply voltage for RF interface pins  
negative supply voltage for RF interface pins  
programmable reference clock for synthesizer  
analog input for RSSI measurement  
transmitter data output, filtered/digital  
positive input for receiver data  
negative input for receiver data  
positive supply for crystal oscillator  
VSS(RF)  
REF_CLK  
RSSI_AN  
O
I
running  
VDD(RF)  
VDD(RF)  
VDD(RF)  
VDD(RF)  
VDD(RF)  
T_GMSK/T_DATA 20  
O
I
off  
R_DATAP  
R_DATAM  
VDD(OSC)  
XTAL2  
21  
22  
23  
24  
25  
I
O
I
running  
VDD(OSC) crystal oscillator output  
VDD(OSC) crystal oscillator input  
XTAL1  
1998 Apr 27  
7

与PCD50922相关器件

型号 品牌 获取价格 描述 数据表
PCD50922H NXP

获取价格

Low cost; low power DECT baseband controllers ABC-PRO
PCD5092H NXP

获取价格

DECT baseband controller
PCD5092H-T NXP

获取价格

IC TELECOM, CORDLESS, BASEBAND CIRCUIT, PQFP100, PLASTIC, SOT-317-2, QFP-64, Cordless Tele
PCD5093 NXP

获取价格

DECT baseband controller
PCD5093H NXP

获取价格

DECT baseband controller
PCD5093H-T NXP

获取价格

暂无描述
PCD5094 NXP

获取价格

DECT baseband controller
PCD5094H NXP

获取价格

DECT baseband controller
PCD5094H-T NXP

获取价格

暂无描述
PCD5095 NXP

获取价格

DECT baseband controller