Datasheet > PCA9574HK,115

PCA9574HK,115

更新时间： 2024-02-08 02:40:09

品牌	Logo	应用领域
恩智浦 - NXP		PC
页数	文件大小	规格书
33页	303K
描述
PCA9574 - 8-bit I²C-bus and SMBus, level translating, low voltage GPIO with reset and interrupt QFN 16-Pin

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

PCA9574HK,115 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
零件包装代码：	QFN	包装说明：	QCCN, LCC16,.07X.1,16
针数：	16	Reach Compliance Code：	compliant
风险等级：	5.84	JESD-30 代码：	R-PQCC-N16
湿度敏感等级：	1	位数：	8
端子数量：	16	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	QCCN	封装等效代码：	LCC16,.07X.1,16
封装形状：	RECTANGULAR	封装形式：	CHIP CARRIER
电源：	1.2/3.3 V	认证状态：	Not Qualified
子类别：	Parallel IO Port	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子形式：	NO LEAD	端子节距：	0.4 mm
端子位置：	QUAD	Base Number Matches：	1

PCA9574HK,115 数据手册

PCA9574

8-bit I²C-bus and SMBus, level translating, low voltage GPIO

with reset and interrupt

Rev. 4 — 25 April 2012

Product data sheet

1. General description

The PCA9574 is a CMOS device that provides 8 bits of General Purpose parallel

Input/Output (GPIO) expansion in low voltage processor and handheld battery powered

mobile applications and was developed to enhance the NXP family of I²C-bus I/O

expanders. The improvements include lower supply current, lower operating voltage of

1.1 V to 3.6 V, dual and separate supply rails to allow voltage level translation anywhere

between 1.1 V and 3.6 V, 400 kHz clock frequency, and smaller packaging. Any of the

eight I/O ports can be configured as an input or output independent of each other and

default on start-up to inputs. I/O expanders provide a simple solution when additional I/Os

are needed while keeping interconnections to a minimum; for example in battery powered

mobile applications and clamshell devices for interfacing to sensors, push buttons,

keypad, etc. In addition to providing a flexible set of GPIOs, it simplifies interconnection of

a processor running at one voltage level to I/O devices operating at a different (usually

higher) voltage level. PCA9574 has built-in level shifting feature that makes these devices

extremely flexible in mixed signal environments where communication between

incompatible I/Os is required. The core of PCA9574 can operate at a voltage as low as

1.1 V while the I/O bank can operate in the range 1.1 V to 3.6 V. Bus-hold with

programmable on-chip pull-up or pull-down feature for I/Os is also provided.

The system master can enable the I/Os as either inputs or outputs by writing to the I/O

configuration register bits. The data for each input or output is kept in the corresponding

Input or Output register. The polarity of the read register can be inverted with the Polarity

inversion register (active HIGH or active LOW operation). Either a bus-hold function or

pull-up/pull-down feature can be selected by programming corresponding registers. The

bus-hold provides a valid logic level when the I/O bus is not actively driven. When

bus-hold feature is not selected, the I/O ports can be configured to have pull-up or

pull-down by programming the pull-up/pull-down configuration register.

An open-drain interrupt output pin (INT) allows monitoring of the input pins and is asserted

each time a change occurs on an input port unless that port is masked

(default = masked). A ‘GPIO All Call’ command allows programming multiple PCA9574s

at the same time even if they have different individual I²C-bus addresses. This allows

optimal code programming when more than one device needs to be programmed with the

same instruction or if all outputs need to be turned on or off at the same time. The internal

Power-On Reset (POR) or hardware reset pin (RESET) initializes the eight I/Os as inputs,

sets the registers to their default values and initializes the device state machine. The I/O

bank is held in its default state when the logic supply (V_DD) is off.

One address select pin allows up to two PCA9574 devices to be connected with two

different addresses on the same I²C-bus.

12 3 4 5 6 7...33

下载PDF

与PCA9574HK,115相关器件

型号	品牌	描述	获取价格	数据表
PCA9574HR	NXP	8-bit I2C-bus and SMBus, level translating, low voltage GPIO with reset and interrupt	获取价格
PCA9574PW	NXP	8-bit I2C-bus and SMBus, level translating, low voltage GPIO with reset and interrupt	获取价格
PCA9574PW,112	NXP	PCA9574 - 8-bit I²C-bus and SMBus, level tran	获取价格
PCA9574PW,118	NXP	PCA9574 - 8-bit I²C-bus and SMBus, level tran	获取价格
PCA9574PW-T	NXP	IC,I/O PORT,8-BIT,CMOS,TSSOP,16PIN,PLASTIC	获取价格
PCA9575	NXP	16-bit I2C-bus and SMBus, level translating, low voltage GPIO with reset and interrupt	获取价格

与PCA9574HK,115相关文章

pcf8563芯片功能说明、参数分析、引脚说明
2024-05-25

6
TDA2822资料手册：引脚说明、参数分析
2024-05-25

4
TJA1050资料数据分析、引脚说明、应用示例介绍
2024-05-24

9
DS3231时钟芯片：参数分析、引脚说明、应用示例介绍
2024-05-24

7

产品中心

服务支持

精选活动

关于我们

帮助中心

PCA9574HK,115

PCA9574HK,115 技术参数

PCA9574HK,115 数据手册

与PCA9574HK,115相关器件

与PCA9574HK,115相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PCA9574HK,115

PCA9574HK,115 技术参数

PCA9574HK,115 数据手册

与PCA9574HK,115相关器件

与PCA9574HK,115相关文章

您还可以找

您在本页遇到什么问题？