5秒后页面跳转
PCA9538APW PDF预览

PCA9538APW

更新时间: 2024-01-27 08:56:42
品牌 Logo 应用领域
恩智浦 - NXP 并行IO端口微控制器和处理器外围集成电路光电二极管
页数 文件大小 规格书
37页 2426K
描述
Low-voltage 8-bit I2C-bus I/O port with interrupt and reset

PCA9538APW 技术参数

生命周期:Obsolete零件包装代码:QFN
包装说明:HVQCCN, LCC16,.16SQ,25针数:16
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.73
JESD-30 代码:R-XQCC-N16长度:4 mm
位数:8I/O 线路数量:8
端口数量:1端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装等效代码:LCC16,.16SQ,25封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE电源:2.5/5 V
认证状态:Not Qualified座面最大高度:1 mm
子类别:Parallel IO Port最大供电电压:5.5 V
最小供电电压:2.3 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:NO LEAD
端子节距:0.65 mm端子位置:QUAD
宽度:4 mmuPs/uCs/外围集成电路类型:PARALLEL IO PORT, GENERAL PURPOSE
Base Number Matches:1

PCA9538APW 数据手册

 浏览型号PCA9538APW的Datasheet PDF文件第2页浏览型号PCA9538APW的Datasheet PDF文件第3页浏览型号PCA9538APW的Datasheet PDF文件第4页浏览型号PCA9538APW的Datasheet PDF文件第6页浏览型号PCA9538APW的Datasheet PDF文件第7页浏览型号PCA9538APW的Datasheet PDF文件第8页 
PCA9538A  
NXP Semiconductors  
Low-voltage 8-bit I2C-bus I/O port with interrupt and reset  
6. Functional description  
Refer to Figure 1 “Block diagram of PCA9538A”.  
6.1 Device address  
slave address  
1
1
1
0
0
A1 A0 R/W  
fixed  
hardware  
selectable  
002aae707  
Fig 4. PCA9538A address  
A1 and A0 are the hardware address package pins and are held to either HIGH (logic 1)  
or LOW (logic 0) to assign one of the four possible slave addresses. The last bit of the  
slave address (R/W) defines the operation (read or write) to be performed. A HIGH  
(logic 1) selects a read operation, while a LOW (logic 0) selects a write operation.  
6.2 Pointer register and command byte  
Following the successful acknowledgement of the address byte, the bus master sends a  
command byte, which is stored in the Pointer register in the PCA9538A. Two bits of this  
data byte state the operation (read or write) and the internal registers (Input, Output,  
Polarity Inversion, or Configuration) that will be affected. Bit 6 in conjunction with the lower  
three bits of the Command byte are used to point to the extended features of the device  
(Agile I/O). This register is write only.  
B7 B6 B5 B4 B3 B2 B1 B0  
002aaf540  
Fig 5. Pointer register bits  
Table 4.  
Command byte  
Pointer register bits  
B7 B6 B5 B4 B3 B2 B1 B0  
Command byte Register  
(hexadecimal)  
Protocol  
Power-up  
default  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
00h  
01h  
02h  
03h  
Input port  
read byte  
xxxx xxxx[1]  
1111 1111  
0000 0000  
1111 1111  
Output port  
read/write byte  
read/write byte  
read/write byte  
Polarity Inversion  
Configuration  
[1] Undefined.  
PCA9538A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 28 September 2012  
5 of 37  

与PCA9538APW相关器件

型号 品牌 描述 获取价格 数据表
PCA9538APWJ NXP PCA9538A - Low-voltage 8-bit I²C-bus I/O port

获取价格

PCA9538BS NXP 8-bit I2C and SMBus low power I/O port with interrupt and reset

获取价格

PCA9538BS,118 NXP PCA9538 - 8-bit I²C-bus and SMBus low power I

获取价格

PCA9538D NXP 8-bit I2C and SMBus low power I/O port with interrupt and reset

获取价格

PCA9538D,112 NXP PCA9538 - 8-bit I²C-bus and SMBus low power I

获取价格

PCA9538D,118 NXP PCA9538 - 8-bit I²C-bus and SMBus low power I

获取价格