5秒后页面跳转
PCA9538APW PDF预览

PCA9538APW

更新时间: 2024-02-04 12:41:07
品牌 Logo 应用领域
恩智浦 - NXP 并行IO端口微控制器和处理器外围集成电路光电二极管
页数 文件大小 规格书
37页 2426K
描述
Low-voltage 8-bit I2C-bus I/O port with interrupt and reset

PCA9538APW 技术参数

生命周期:Obsolete零件包装代码:QFN
包装说明:HVQCCN, LCC16,.16SQ,25针数:16
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.73
JESD-30 代码:R-XQCC-N16长度:4 mm
位数:8I/O 线路数量:8
端口数量:1端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装等效代码:LCC16,.16SQ,25封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE电源:2.5/5 V
认证状态:Not Qualified座面最大高度:1 mm
子类别:Parallel IO Port最大供电电压:5.5 V
最小供电电压:2.3 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:NO LEAD
端子节距:0.65 mm端子位置:QUAD
宽度:4 mmuPs/uCs/外围集成电路类型:PARALLEL IO PORT, GENERAL PURPOSE
Base Number Matches:1

PCA9538APW 数据手册

 浏览型号PCA9538APW的Datasheet PDF文件第3页浏览型号PCA9538APW的Datasheet PDF文件第4页浏览型号PCA9538APW的Datasheet PDF文件第5页浏览型号PCA9538APW的Datasheet PDF文件第7页浏览型号PCA9538APW的Datasheet PDF文件第8页浏览型号PCA9538APW的Datasheet PDF文件第9页 
PCA9538A  
NXP Semiconductors  
Low-voltage 8-bit I2C-bus I/O port with interrupt and reset  
6.3 Interface definition  
Table 5.  
Byte  
Interface definition  
Bit  
7 (MSB)  
6
H
5
H
4
L
3
L
2
1
0 (LSB)  
R/W  
I2C-bus slave address  
I/O data bus  
H
A1  
P2  
A0  
P1  
P7  
P6  
P5  
P4  
P3  
P0  
6.4 Register descriptions  
6.4.1 Input port register (00h)  
The Input port register (register 0) reflects the incoming logic levels of the pins, regardless  
of whether the pin is defined as an input or an output by the Configuration register. The  
Input port register is read only; writes to this register have no effect. The default value ‘X’  
is determined by the externally applied logic level. An Input port register read operation is  
performed as described in Section 7.2 “Read commands”.  
Table 6.  
Bit  
Input port register (address 00h)  
7
I7  
X
6
I6  
X
5
I5  
X
4
I4  
X
3
I3  
X
2
I2  
X
1
I1  
X
0
I0  
X
Symbol  
Default  
6.4.2 Output port register (01h)  
The Output port register (register 1) shows the outgoing logic levels of the pins defined as  
outputs by the Configuration register. Bit values in these registers have no effect on pins  
defined as inputs. In turn, reads from this register reflect the value that was written to this  
register, not the actual pin value.  
Table 7.  
Bit  
Output port register (address 01h)  
7
O7  
1
6
O6  
1
5
O5  
1
4
O4  
1
3
O3  
1
2
O2  
1
1
O1  
1
0
O0  
1
Symbol  
Default  
6.4.3 Polarity inversion register (02h)  
The Polarity inversion register (register 2) allows polarity inversion of pins defined as  
inputs by the Configuration register. If a bit in this register is set (written with ‘1’), the  
corresponding port pin’s polarity is inverted. If a bit in this register is cleared (written with a  
‘0’), the corresponding port pin’s original polarity is retained.  
Table 8.  
Bit  
Polarity inversion register (address 02h)  
7
N7  
0
6
N6  
0
5
N5  
0
4
N4  
0
3
N3  
0
2
N2  
0
1
N1  
0
0
N0  
0
Symbol  
Default  
PCA9538A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 28 September 2012  
6 of 37  

与PCA9538APW相关器件

型号 品牌 描述 获取价格 数据表
PCA9538APWJ NXP PCA9538A - Low-voltage 8-bit I²C-bus I/O port

获取价格

PCA9538BS NXP 8-bit I2C and SMBus low power I/O port with interrupt and reset

获取价格

PCA9538BS,118 NXP PCA9538 - 8-bit I²C-bus and SMBus low power I

获取价格

PCA9538D NXP 8-bit I2C and SMBus low power I/O port with interrupt and reset

获取价格

PCA9538D,112 NXP PCA9538 - 8-bit I²C-bus and SMBus low power I

获取价格

PCA9538D,118 NXP PCA9538 - 8-bit I²C-bus and SMBus low power I

获取价格