5秒后页面跳转
PCA9535APW,118 PDF预览

PCA9535APW,118

更新时间: 2024-02-11 11:10:08
品牌 Logo 应用领域
恩智浦 - NXP PC光电二极管外围集成电路
页数 文件大小 规格书
38页 2410K
描述
PCA9535A - Low-voltage 16-bit I²C-bus I/O port with interrupt TSSOP2 24-Pin

PCA9535APW,118 技术参数

是否Rohs认证: 符合生命周期:Active
零件包装代码:TSSOP2包装说明:TSSOP, TSSOP24,.25
针数:24Reach Compliance Code:compliant
风险等级:1.51JESD-30 代码:R-PDSO-G24
长度:7.8 mm湿度敏感等级:1
位数:16I/O 线路数量:16
端口数量:2端子数量:24
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP24,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):NOT SPECIFIED
电源:1.8/5 V认证状态:Not Qualified
座面最大高度:1.1 mm子类别:Parallel IO Port
最大供电电压:5.5 V最小供电电压:1.65 V
标称供电电压:1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmuPs/uCs/外围集成电路类型:PARALLEL IO PORT, GENERAL PURPOSE
Base Number Matches:1

PCA9535APW,118 数据手册

 浏览型号PCA9535APW,118的Datasheet PDF文件第5页浏览型号PCA9535APW,118的Datasheet PDF文件第6页浏览型号PCA9535APW,118的Datasheet PDF文件第7页浏览型号PCA9535APW,118的Datasheet PDF文件第9页浏览型号PCA9535APW,118的Datasheet PDF文件第10页浏览型号PCA9535APW,118的Datasheet PDF文件第11页 
PCA9535A  
NXP Semiconductors  
Low-voltage 16-bit I2C-bus I/O port with interrupt  
6.3 I/O port  
When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a  
high-impedance input. The input voltage may be raised above VDD to a maximum of 5.5 V.  
If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the  
Output port register. In this case, there are low-impedance paths between the I/O pin and  
either VDD or VSS. The external voltage applied to this I/O pin should not exceed the  
recommended levels for proper operation.  
data from  
output port  
shift register  
register data  
configuration  
register  
V
DD  
data from  
shift register  
Q1  
D
Q
FF  
write  
configuration  
pulse  
D
Q
CK  
Q
FF  
P0_0 to P0_7  
P1_0 to P1_7  
Q2  
write pulse  
CK  
ESD  
protection  
diode  
output port  
register  
input port  
register  
V
SS  
D
Q
input port  
register data  
FF  
read pulse  
CK  
to INT  
polarity  
inversion  
register  
data from  
shift register  
polarity  
inversion  
register data  
D
Q
FF  
write polarity  
pulse  
CK  
002aah246  
At power-on reset, all registers return to default values.  
Fig 6. Simplified schematic of the I/Os (P0_0 to P0_7, P1_0 to P1_7)  
PCA9535A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 11 September 2012  
8 of 38  
 

与PCA9535APW,118相关器件

型号 品牌 描述 获取价格 数据表
PCA9535BS NXP 16-bit I2C and SMBus, low power I/O port with interrupt

获取价格

PCA9535BS,118 NXP PCA9535; PCA9535C - 16-bit I2C-bus and SMBus, low power I/O port with interrupt QFN 24-Pin

获取价格

PCA9535BS-T NXP IC 16 I/O, PIA-GENERAL PURPOSE, PQCC24, 4 X 4 MM, 0.85 MM HEIGHT, PLASTIC, MO-220, SOT-616

获取价格

PCA9535C NXP 16-bit I2C-bus and SMBus, low power I/O port with interrupt

获取价格

PCA9535CD NXP 16-bit I2C-bus and SMBus, low power I/O port with interrupt

获取价格

PCA9535CD,112 NXP PCA9535; PCA9535C - 16-bit I2C-bus and SMBus, low power I/O port with interrupt SOP 24-Pin

获取价格