Datasheet > 微控制器和处理器 > 并行 IO 端口> PCA9535A

PCA9535A

更新时间： 2024-02-06 16:41:55

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
38页	2397K
描述
Low-voltage 16-bit I2C-bus I/O port with interrupt

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

PCA9535A 技术参数

生命周期：	Obsolete	零件包装代码：	QFN
包装说明：	HVQCCN, LCC24/28,.14X.2,20	针数：	24
Reach Compliance Code：	unknown	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.68
JESD-30 代码：	R-PQCC-N24	长度：	5.5 mm
位数：	16	I/O 线路数量：	16
端口数量：	2	端子数量：	24
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	HVQCCN
封装等效代码：	LCC24/28,.14X.2,20	封装形状：	RECTANGULAR
封装形式：	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	电源：	2.5/5 V
认证状态：	Not Qualified	座面最大高度：	1 mm
子类别：	Parallel IO Port	最大供电电压：	5.5 V
最小供电电压：	2.3 V	标称供电电压：	3 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子形式：	NO LEAD
端子节距：	0.5 mm	端子位置：	QUAD
宽度：	3.5 mm	uPs/uCs/外围集成电路类型：	PARALLEL IO PORT, GENERAL PURPOSE
Base Number Matches：	1

PCA9535A 数据手册

PCA9535A

NXP Semiconductors

Low-voltage 16-bit I²C-bus I/O port with interrupt

6.4 Power-on reset

When power (from 0 V) is applied to V_DD, an internal power-on reset holds the PCA9535A

in a reset condition until V_DDhas reached V_POR. At that time, the reset condition is

released and the PCA9535A registers and I²C-bus/SMBus state machine initializes to

their default states. After that, V_DDmust be lowered to below V_PORFand back up to the

operating voltage for a power-reset cycle. See Section 8.2 “Power-on reset requirements”.

6.5 Interrupt output

An interrupt is generated by any rising or falling edge of the port inputs in the Input mode.

After time t_v(INT), the signal INT is valid. The interrupt is reset when data on the port

changes back to the original value or when data is read form the port that generated the

interrupt (see Figure 10 and Figure 11). Resetting occurs in the Read mode at the

acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL

signal. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very

short) due to the resetting of the interrupt during this pulse. Any change of the I/Os after

resetting is detected and is transmitted as INT.

A pin configured as an output cannot cause an interrupt. Changing an I/O from an output

to an input may cause a false interrupt to occur, if the state of the pin does not match the

contents of the Input Port register.

7. Bus transactions

The PCA9535A is an I²C-bus slave device. Data is exchanged between the master and

PCA9535A through write and read commands using I²C-bus. The two communication

lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be

connected to a positive supply via a pull-up resistor when connected to the output stages

of a device. Data transfer may be initiated only when the bus is not busy.

7.1 Writing to the port registers

Data is transmitted to the PCA9535A by sending the device address and setting the least

significant bit to a logic 0 (see Figure 4 “PCA9535A device address”). The command byte

is sent after the address and determines which register will receive the data following the

command byte.

Eight registers within the PCA9535A are configured to operate as four register pairs. The

four pairs are input port, output port, polarity inversion, configuration registers. After

sending data to one register, the next data byte is sent to the other register in the pair (see

Figure 7 and Figure 8). For example, if the first byte is sent to Output Port 1 (register 3),

the next byte is stored in Output Port 0 (register 2).

There is no limitation on the number of data bytes sent in one write transmission. In this

way, the host can continuously update a register pair independently of the other registers,

or the host can simply update a single register.

PCA9535A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 11 September 2012

9 of 38

1...6 7 8910 11 12...38

中文翻译

下载PDF

与PCA9535A相关器件

型号	品牌	描述	获取价格	数据表
PCA9535AHF	NXP	Low-voltage 16-bit I2C-bus I/O port with interrupt	获取价格
PCA9535APW	NXP	Low-voltage 16-bit I2C-bus I/O port with interrupt	获取价格
PCA9535APW,118	NXP	PCA9535A - Low-voltage 16-bit I²C-bus I/O por	获取价格
PCA9535BS	NXP	16-bit I2C and SMBus, low power I/O port with interrupt	获取价格
PCA9535BS,118	NXP	PCA9535; PCA9535C - 16-bit I2C-bus and SMBus, low power I/O port with interrupt QFN 24-Pin	获取价格
PCA9535BS-T	NXP	IC 16 I/O, PIA-GENERAL PURPOSE, PQCC24, 4 X 4 MM, 0.85 MM HEIGHT, PLASTIC, MO-220, SOT-616	获取价格

与PCA9535A相关文章

深入解析CS8416引脚说明、参数、技术特点
2024-06-03

1
TPA3116D2功放芯片参数详解、引脚说明
2024-06-03

5
移位寄存器74HC165引脚说明、驱动程序示例解读
2024-06-03

5
深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
2024-06-03

2

产品中心

服务支持

精选活动

关于我们

帮助中心

PCA9535A

PCA9535A 技术参数

PCA9535A 数据手册

与PCA9535A相关器件

与PCA9535A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PCA9535A

PCA9535A 技术参数

PCA9535A 数据手册

与PCA9535A相关器件

与PCA9535A相关文章

您还可以找

您在本页遇到什么问题？